数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 211 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 211 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 207Page - STMicroelectronics STR720 Datasheet HTML 208Page - STMicroelectronics STR720 Datasheet HTML 209Page - STMicroelectronics STR720 Datasheet HTML 210Page - STMicroelectronics STR720 Datasheet HTML 211Page - STMicroelectronics STR720 Datasheet HTML 212Page - STMicroelectronics STR720 Datasheet HTML 213Page - STMicroelectronics STR720 Datasheet HTML 214Page - STMicroelectronics STR720 Datasheet HTML 215Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 211 / 401 page
background image
STR720 - CONTROLLER AREA NETWORK (CAN)
211/401
CAN Control Register (CAN_CR)
Address Offset: 00h
Reset value: 0001h
15
14
13
12
11
10
98
765
4
3210
Reserved
res
IE
Init
rw
rw
rw
rw
rw
rw
rw
Bits 15:8
Reserved
These are reserved bits. These bits are always read as ‘0’ and must always
be written with ‘0’.
Bit 7
Test: Test Mode Enable
0: Normal Operation.
1: Test Mode.
Bit 6
CCE: Configuration Change Enable
0: No write access to the Bit Timing Register.
1: Write access to the Bit Timing Register allowed (while bit Init=1).
Bit 5
DAR: Disable Automatic Re-transmission
0: Automatic Retransmission of disturbed messages enabled.
1: Automatic Retransmission disabled.
Bit 4
Reserved
This is a reserved bit. This bit is always read as ‘0’ and must always be
written with ‘0’.
Bit 3
EIE: Error Interrupt Enable
0: Disabled - No Error Status Interrupt will be generated.
1: Enabled - A change in the bits BOff or EWarn in the Status Register will
generate an interrupt.
Bit 2
SIE: Status Change Interrupt Enable
0: Disabled - No Status Change Interrupt will be generated.
1: Enabled - An interrupt will be generated when a message transfer is
successfully completed or a CAN bus error is detected.
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com