 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
H5GQ2H24AFR-R0C 数据表(PDF) 87 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C 数据表(HTML) 87 Page - Hynix Semiconductor |
|
|
87 / 172 page  This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 87 H5GQ2H24AFR A8 DQ[31:24] 3 A7 DQ[31:24] 7 Table 21 WSM Mapping for mirrored and non‐mirrored x32 Mode Byte and Burst Position Masked During WSM ADR CK 1st rising Edge ADR CK# 1st rising Edge ADR CK 2nd rising Edge ADR CK# 2nd rising Edge ADR Byte Burst ADR Byte Burst ADR Byte Burst ADR Byte Burst A10 DQ[7:0] 0 A0 DQ[7:0] 4 A10 DQ[15:8] 0 A0 DQ[15:8] 4 A9 DQ[7:0] 1 A1 DQ[7:0] 5 A9 DQ[15:8] 1 A1 DQ[15:8] 5 BA0 DQ[7:0] 2 A2 DQ[7:0] 6 BA0 DQ[15:8] 2 A2 DQ[15:8] 6 BA3 DQ[7:0] 3 A3 DQ[7:0] 7 BA3 DQ[15:8] 3 A3 DQ[15:8] 7 BA2 DQ[23:16] 0 A4 DQ[23:16] 4 BA2 DQ[31:24] 0 A4 DQ[31:24] 4 BA1 DQ[23:16] 1 A5 DQ[23:16] 5 BA1 DQ[31:24] 1 A5 DQ[31:24] 5 A11 DQ[23:16] 2 A6 DQ[23:16] 6 A11 DQ[31:24] 2 A6 DQ[31:24] 6 A8 DQ[23:16] 3 A7 DQ[23:16] 7 A8 DQ[31:24] 3 A7 DQ[31:24] 7 Table 22 WSM Mapping for non‐mirrored x16 Mode Byte and Burst Position Masked During WSM ADR CK 1st rising Edge ADR CK# 1st rising Edge ADR CK 2nd rising Edge ADR CK# 2nd rising Edge ADR Byte Burst ADR Byte Burst Byte Burst Byte Burst A10 DQ[7:0] 0 A0 DQ[7:0] 4 ‐ 0 ‐ 4 A9 DQ[7:0] 1 A1 DQ[7:0] 5 ‐ 1 ‐ 5 BA0 DQ[7:0] 2 A2 DQ[7:0] 6 ‐ 2 ‐ 6 BA3 DQ[7:0] 3 A3 DQ[7:0] 7 ‐ 3 ‐ 7 BA2 DQ[23:16] 0 A4 DQ[23:16] 4 ‐ 0 ‐ 4 BA1 DQ[23:16] 1 A5 DQ[23:16] 5 ‐ 1 ‐ 5 A11 DQ[23:16] 2 A6 DQ[23:16] 6 ‐ 2 ‐ 6 A8 DQ[23:16] 3 A7 DQ[23:16] 7 ‐ 3 ‐ 7 Table 23 WSM Mapping for mirrored x16 Mode Byte and Burst Position Masked During WSM ADR CK 1st rising Edge ADR CK# 1st rising Edge ADR CK 2nd rising Edge ADR CK# 2nd rising Edge Byte Burst Byte Burst ADR Byte Burst ADR Byte Burst ‐ 0 ‐ 4 A10 DQ[15:8] 0 A0 DQ[15:8] 4 ‐ 1 ‐ 5 A9 DQ[15:8] 1 A1 DQ[15:8] 5 ‐ 2 ‐ 6 BA0 DQ[15:8] 2 A2 DQ[15:8] 6 ‐ 3 ‐ 7 BA3 DQ[15:8] 3 A3 DQ[15:8] 7 Table 20 WDM Mapping for mirrored x16 Mode Byte and Burst Position Masked during WDM |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
