H5GQ2H24AFR-R0C datasheet(27/172 Pages) HYNIX

27 / 172 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.2 /Nov. 2011

H5GQ2H24AFR

Figure 12: EDC pin Behaviour for WCK2CK Training (assumes ‘1111’ as EDC Hold Pattern)

The ideal alignment is indicated by the phase detector output transitioning from “early” to “late” when

the delay of the WCK phase is continuously increased. The WCK phase range for ideal alignment is speci‐

fied by the parameter tWCK2CKPIN ; the value(s) vary with the PLL mode (on or off) and the selected align‐

ment point.

If enabled, the PLL shall not interfere in the behavior of the WCK2CK training. Significantly moving the

phase and/or stopping the WCK during training may disturb the PLL. It is required to perform a PLL reset

after the WCK2CK training has determined and selected the proper alignment between WCK and CK

clocks. The PLL lock time tLK must be met before exiting WCK2CK training to guarantee that the PLL is in

lock such that the GDDR5 SGRAM data synchronizers are set upon WCK2CK training exit.

WCK2CK training is exited via MRS by resetting bit A4 in MR3. For proper reset of the data synchronizers

it is required that the WCK and CK clocks are aligned within tWCK2CKSYNC at the time of the WCK2CK

training exit.

Table 11 Phase Detector and EDC Pin behavior

WCK/2 value sampled by CK

WCK2CK Phase

Data on EDC Pin

Action

‘1’

‘Early’

EDC hold (‘1111’)

Increase Delay on WCK

‘0’

‘Late’

Inverted EDC Hold (‘0000’)

Decrease Delay on WCK

EDC0

WCK01/2

WCK23/2

(internal)

EDC2

‐ tWCK2CK

tWCKTPH

WCK Early

EDC0

WCK01/2

WCK23/2

(internal)

EDC2

+ tWCK2CK

tWCKTPH

WCK Late

1 1 1 1

0 0 0 0

EDC0

WCK01/2

WCK23/2

(internal)

EDC2

tWCKTPH

Aligned

Late

Early

H5GQ2H24AFR-R0C 数据表(PDF) 27 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 27 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

H5GQ2H24AFR-R0C 数据表(PDF) 27 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 27 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载