H5GQ2H24AFR-R0C datasheet(23/172 Pages) HYNIX

23 / 172 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.2 /Nov. 2011

H5GQ2H24AFR

Figure 9: Address Training Timing

Table 10 defines the correspondence between address bits and DQ/DBI#. Devices configured to x16 mode

reflect the address on the two bytes being enabled in that mode, which are bytes 0 and 2 for MF=0 and

bytes 1 and 3 for MF=1 configurations. Devices configured to x32 mode reflect the address on the same DQ

as in x16 mode; in addition they are allowed but not required to reflect the address on those bytes that are

disabled in x16 mode, thus reflecting each address twice.

Devices not supporting an RFU pin shall drive a logic High on the DBI# pins.

Table 9 AC timings in Address Training Mode

Parameter

Symbol

Min

Max

Unit

READ command to data out delay

tADR

0.5*tCK+0

0.5*tCK+10

ADT off to DQ/DBI# in ODT state delay

tADZ

‐‐

0.5*tCK+10

CK#

tADR

Even

Notes:

1) READ command encoding: CS# = L, RAS# = H, CAS# = L, WE# = H

2) ADRxR = 1st half of address x, sampled on rising edge of CK;

ADRxR# = 2nd half of address x, sampled on rising edge of CK#

3) Addresses sampled on rising edge of CK are returned on even DQ after tADR;

addresses sampled on rising edge of CK# are returned on odd DQ simultaneously with even DQ

4) DQs are enabled when ADT bit in Mode Register 15 set to 1 (Enter Address Training Mode)

DQs are disabled after tADZ when ADT bit in Mode Register 15 set to 0 (Exit Address Training Mode)

ADRx

CMD

ADDR

ADRy

Odd

tADR

tMRD

MR15

A10=1

ADRx

Donʹt Care

ADRx

ADRy

ADRx

ADRy

ADRz

tADR

MR15

A10=0

tADZ

ADRz

MRS

NOP

READ (*)

NOP

READ (*)

NOP

READ (*)

NOP

MRS

NOP

H5GQ2H24AFR-R0C 数据表(PDF) 23 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 23 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

H5GQ2H24AFR-R0C 数据表(PDF) 23 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 23 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载