H5GQ2H24AFR-R0C datasheet(33/172 Pages) HYNIX

33 / 172 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.2 /Nov. 2011

H5GQ2H24AFR

Figure 16: Data Paths used for Read and Write Training

LDFF Command

The LDFF command (Figure 17) is used to securely load data to the GDDR5 SGRAM Read FIFOs via the

address bus. Depending on the GDDR5 SGRAM READ FIFO depth nFIFO 6, any bit pattern of length 32‐

48 can be loaded uniquely to every DQ, DBI# and EDC pin within a byte. The FIFO depth is fixed by

design and can be read via the Vendor ID function.

Eight LDFF commands are required to fill one FIFO stage; each LDFF command loads one burst position,

and the bank addresses BA0‐BA2 select the burst position from 0 to 7.

The data pattern is conveyed on address pins A0‐A7 for DQ0‐DQ7, A9 for DBI0#, and BA3 for EDC0; the

data are internally replicated to all 4 bytes, as shown in Figure 18.

WRTR strobe

(CK domain)

WRTR

FIFO 6× 72=432 bits per byte

RDTR strobe

(WCK)

Reverse

DBI

DRAM

Core

WRTR

output

pointer

input

pointer

DQ0‐DQ7

DBI0#

EDC0

e.g. 500Mbps

DBI

e.g. 4Gbps

e.g.

500Mbps

RDTR strobe

(WCK)

LDFF

ADDR

DEMUX

LDFF

BA0‐BA2

Notes:

1) FIFO depth of 5 shown; supported FIFO depths: 4, 5 or 6

2) data paths shown for 1 of 4 bytes (byte 0)

Address

Path

output

pointer

input

pointer

8:1

Parallel to Serial

Converter

Serial to Parallel

Converter

8:1

Parallel to Serial

Converter

CRC strobe

LDFF strobe (burst 7)

WRTR strobe

LDFF strobe (burst 7)

CRC8

Data path used with RDTR

Data path used with WRTR

CRC FIFO 6×8 =48 bits per byte

Data path used with LDFF

Data path used with LDFF/WRTR

H5GQ2H24AFR-R0C 数据表(PDF) 33 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 33 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

H5GQ2H24AFR-R0C 数据表(PDF) 33 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 33 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载