 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
H5GQ2H24AFR-R0C 数据表(PDF) 20 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C 数据表(HTML) 20 Page - Hynix Semiconductor |
|
|
20 / 172 page  This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 20 H5GQ2H24AFR T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 CLK CAS DQ A0 A1 B0 B1 C0 C1 A0 A1 B0 B1 C1 Example 1 (Bank Groups disabled): tCCDS = 2 * tCK T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 CLK CAS DQ A0 A1 A2 A3 A0 A1 A2 Example 2: (Bank Groups enabled): tCCDL = 4 * tCK T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 CLK CAS DQ A0 B0 A1 B1 C0 D0 A0 B0 A1 B1 C0 Example 3: (Bank Groups enabled): tCCDS = 2 * tCK T12 T12 T12 D0 A3 C1 T13 T13 T13 C0 D0 D0 C1 Back-to-back column accesses based on tCCDL and tCCDS parameters. Notes: 1) Column accesses are to open banks, and tRCD has been met. 2) CL = 0 assumed 3) Ax, Bx, Cx, Dx: accesses to bank groups A, B, C or D, respectively 4) With bank groups enabled, tCCDL is 3tCK, as programmed in MR3. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
