数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRV8461SPWPR 数据表(PDF) 51 Page - Texas Instruments

部件名 DRV8461SPWPR
功能描述  DRV8461: 65 V, 3 A Stepper Motor Driver for High Efficiency and Noiseless Operation
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRV8461SPWPR 数据表(HTML) 51 Page - Texas Instruments

Back Button DRV8461SPWPR Datasheet HTML 47Page - Texas Instruments DRV8461SPWPR Datasheet HTML 48Page - Texas Instruments DRV8461SPWPR Datasheet HTML 49Page - Texas Instruments DRV8461SPWPR Datasheet HTML 50Page - Texas Instruments DRV8461SPWPR Datasheet HTML 51Page - Texas Instruments DRV8461SPWPR Datasheet HTML 52Page - Texas Instruments DRV8461SPWPR Datasheet HTML 53Page - Texas Instruments DRV8461SPWPR Datasheet HTML 54Page - Texas Instruments DRV8461SPWPR Datasheet HTML 55Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 117 page
background image
Table 7-26. Standstill fall time and delay time
Parameter
Description
TSTSL_FALL[3:0]
Controls the time taken by the current to reduce from TRQ_DAC to ISTSL after TSTSL_DLY time has
elapsed. For each TSTSL_FALL, TRQ_DAC will fall by 1b til the current reaches ISTSL. Total fall time =
(TRQ_DAC - ISTSL) * fall time for each current step.
0000b: fall time = 0
0001b: fall time for each current step = 1 ms
............
0100b: fall time for each current step = 4 ms (default)
............
1111b: fall time for each current step = 15 ms
TSTSL_DLY[5:0]
Controls the delay between last STEP pulse and activation of standstill power saving mode.
000000b: Reserved
000001b: Delay = 1 x 16 ms = 16 ms
............
000100b: Delay = 4 x 16 ms = 64 ms (default)
............
111111b: Delay = 63 x 16 ms = 1.008 s
Note
• If ISTSL has to be changed while the device is in standstill power saving mode, first cycle the
EN_STSL bit from 1b to 0b and then back to 1b.
• When auto-torque is enabled, program ISTSL between ATQ_TRQ_MAX and ATQ_TRQ_MIN.
7.3.14 Charge Pump
A charge pump is integrated to supply the high-side N-channel MOSFET gate-drive voltage. The charge pump
requires a capacitor between the VM and VCP pins to act as the storage capacitor. Additionally a ceramic
capacitor is required between the CPH and CPL pins to act as the flying capacitor.
VM
VCP
1 μF
VM
CPH
Charge
Pump
Control
VM
CPL
0.1 μF
Figure 7-30. Charge Pump Block Diagram
www.ti.com
DRV8461
SLOSE98 – DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
51
Product Folder Links: DRV8461



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com