数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRV8461SPWPR 数据表(PDF) 66 Page - Texas Instruments

部件名 DRV8461SPWPR
功能描述  DRV8461: 65 V, 3 A Stepper Motor Driver for High Efficiency and Noiseless Operation
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRV8461SPWPR 数据表(HTML) 66 Page - Texas Instruments

Back Button DRV8461SPWPR Datasheet HTML 62Page - Texas Instruments DRV8461SPWPR Datasheet HTML 63Page - Texas Instruments DRV8461SPWPR Datasheet HTML 64Page - Texas Instruments DRV8461SPWPR Datasheet HTML 65Page - Texas Instruments DRV8461SPWPR Datasheet HTML 66Page - Texas Instruments DRV8461SPWPR Datasheet HTML 67Page - Texas Instruments DRV8461SPWPR Datasheet HTML 68Page - Texas Instruments DRV8461SPWPR Datasheet HTML 69Page - Texas Instruments DRV8461SPWPR Datasheet HTML 70Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 117 page
background image
7.3.20 Device Functional Modes
7.3.20.1 Sleep Mode
When the nSLEEP pin is low, the device enters a low-power sleep mode. In sleep mode, all the internal
MOSFETs, the DVDD regulator, SPI and the charge pump is disabled. The tSLEEP time must elapse after a falling
edge on the nSLEEP pin before the device enters sleep mode. The device is brought out of sleep automatically if
the nSLEEP pin is brought high. The tWAKE time must elapse before the device is ready for inputs.
7.3.20.2 Disable Mode
The ENABLE pin is used to enable or disable the half bridges in the device. When the ENABLE pin is low, the
output drivers are disabled (Hi-Z). For operation with SPI interface, the EN_OUT bit can also be used to disable
the output drivers, as shown in Table 7-29. When the EN_OUT bit is 0b, the output drivers are disabled (Hi-Z).
Table 7-29. Conditions to Enable or Disable Output Drivers
nSLEEP
ENABLE
EN_OUT
H-BRIDGE
0
X
X
Disabled
1
0
0b
Disabled
1
0
1b
Disabled
1
1
0b
Disabled
1
1
1b
Enabled
7.3.20.3 Operating Mode
This mode is enabled when -
• nSLEEP is high
• ENABLE pin is Hi-Z or logic high
• EN_OUT = 1b for SPI interface
• VM > UVLO
The tWAKE time must elapse before the device is ready for inputs.
7.3.20.4 nSLEEP Reset Pulse
A latched fault can be cleared by an nSLEEP reset pulse. This pulse width must be greater than 20 µs and
smaller than 40 µs. If nSLEEP is low for longer than 40 µs, but less than 120 µs, the faults are cleared and the
device may or may not shutdown, as shown in Figure 7-47. This reset pulse does not affect the status of the
charge pump or other functional blocks.
nSLEEP
All faults cleared,
device stays active
All faults cleared, device may or may not shutdown
Device shuts down (goes into sleep mode,
faults cleared by default)
20 µs
40 µs
120 µs
Figure 7-47. nSLEEP Reset Pulse
DRV8461
SLOSE98 – DECEMBER 2022
www.ti.com
66
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRV8461



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com