 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
DRV8461SPWPR 数据表(PDF) 78 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRV8461SPWPR 数据表(HTML) 78 Page - Texas Instruments |
|
|
78 / 117 page  Table 7-43. CTRL3 Control Register Field Descriptions (continued) Bit Field Type Default Description 2 OCP_MODE R/W 0b 0b = Overcurrent condition causes a latched fault 1b = Overcurrent condition fault recovery is auto-retry 1 OTSD_MODE R/W 0b 0b = Overtemperature condition causes a latched fault 1b = Overtemperature condition fault recovery is auto-retry 0 TW_REP R/W 0b 0b = Overtemperature or undertemperature warning is not reported on nFAULT 1b = Overtemperature or undertemperature warning is reported on nFAULT 7.5.2.4 CTRL4 (address = 0x07) [Default = 49h] CTRL4 control is shown in Figure 7-63 and described in Table 7-44. Read/Write Return to the Register Maps Table Figure 7-63. CTRL4 Control Register 7 6 5 4 3 2 1 0 TBLANK_TIME[1:0] STL_LRN EN_STL STL_REP FRQ_CHG STEP_FREQ_TOL[1:0] R/W-01b R/W-0b R/W-0b R/W-1b R/W-0b R/W-01b Table 7-44. CTRL4 Control Register Field Descriptions Bit Field Type Default Description 7-6 TBLANK_TIME[1:0] R/W 01b Controls the current sense blanking time. • 00b = 1 μs blanking time • 01b = 1.5 μs blanking time • 10b = 2 μs blanking time • 11b = 2.5 μs blanking time 5 STL_LRN R/W 0b Write 1b to enable automatic learning of stall detection threshold. This bit automatically returns to 0b when the stall learning process is complete. 4 EN_STL R/W 0b 0b = Stall detection is disabled 1b = Stall detection is enabled 3 STL_REP R/W 1b 0b = Stall detection is not reported on nFAULT 1b = Stall detection is reported on nFAULT 2 FRQ_CHG R/W 0b 0b = STEP input is filtered as per the STEP_FRQ_TOL bits 1b = STEP input is not filtered 1-0 STEP_FRQ_TOL[1: 0] R/W 01b Programs the filter setting for the STEP input. • 00b = 1% filtering • 01b = 2% filtering • 10b = 4% filtering • 11b = 6% filtering 7.5.2.5 CTRL5 (address = 0x08) [Default = 03h] CTRL5 is shown in Figure 7-64 and described in Table 7-45. Read/Write Return to the Register Maps Table Figure 7-64. CTRL5 Control Register 7 6 5 4 3 2 1 0 DRV8461 SLOSE98 – DECEMBER 2022 www.ti.com 78 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: DRV8461 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
