数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRV8461SPWPR 数据表(PDF) 75 Page - Texas Instruments

部件名 DRV8461SPWPR
功能描述  DRV8461: 65 V, 3 A Stepper Motor Driver for High Efficiency and Noiseless Operation
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRV8461SPWPR 数据表(HTML) 75 Page - Texas Instruments

Back Button DRV8461SPWPR Datasheet HTML 71Page - Texas Instruments DRV8461SPWPR Datasheet HTML 72Page - Texas Instruments DRV8461SPWPR Datasheet HTML 73Page - Texas Instruments DRV8461SPWPR Datasheet HTML 74Page - Texas Instruments DRV8461SPWPR Datasheet HTML 75Page - Texas Instruments DRV8461SPWPR Datasheet HTML 76Page - Texas Instruments DRV8461SPWPR Datasheet HTML 77Page - Texas Instruments DRV8461SPWPR Datasheet HTML 78Page - Texas Instruments DRV8461SPWPR Datasheet HTML 79Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 117 page
background image
Table 7-38. DIAG2 Register Field Descriptions (continued)
Bit
Field
Type
Default
Description
3
STALL
R
0b
When this bit is 1b, it indicates motor is stalled.
2
LRN_DONE
R
0b
When this bit is 1b, it indicates auto torque learning is
successful.
1
OL_B
R
0b
When this bit is 1b, it indicates open-load detection in BOUT
coil.
0
OL_A
R
0b
When this bit is 1b, it indicates open-load detection in AOUT
coil.
7.5.1.4 DIAG3 (address = 0x03) [Default = 00h]
DIAG3 is shown in Figure 7-59 and described in Table 7-39.
Read-only
Return to the Register Maps Table
Figure 7-59. DIAG3 Register
7
6
5
4
3
2
1
0
RSVD
NHOME
CNT_OFLW
CNT_UFLW
RSVD
NPOR
RSVD
R-0b
R-0b
R-0b
R-0b
R-0b
R-0b
R-00b
Table 7-39. DIAG3 Register Field Descriptions
Bit
Field
Type
Default
Description
7
RSVD
R
0b
Reserved
6
NHOME
R
0b
When this bit is '1', it indicates indexer is at a position other than
home position.
5
CNT_OFLW
R
0b
When this bit is '1', it indicates ATQ_CNT is more than ATQ_UL
4
CNT_UFLW
R
0b
When this bit is '1', it indicates ATQ_CNT is less than ATQ_LL
3
RSVD
R
0b
Reserved
2
NPOR
R
0b
0b = Indicates a prior VCC UVLO event
1b = Indicates that the NPOR bit has been cleared by a
CLR_FLT or nSLEEP reset pulse input after a VCC UVLO event
1-0
RSVD
R
00b
Reserved
7.5.2 Control Registers
The IC control registers are used to configure the device. Control registers are read and write capable.
Table 7-40 lists the memory-mapped registers for the control registers. All register offset addresses not listed in
Table 7-40 should be considered as reserved locations and the register contents should not be modified.
Table 7-40. Control Registers Summary Table
Address
Register Name
Section
0x04
CTRL1
Go
0x05
CTRL2
Go
0x06
CTRL3
Go
0x07
CTRL4
Go
0x08
CTRL5
Go
0x09
CTRL6
Go
0x0A
CTRL7
Go
www.ti.com
DRV8461
SLOSE98 – DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
75
Product Folder Links: DRV8461



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com