DRV8461SPWPR datasheet(108/117 Pages) TI

108 / 117 page

11 Layout

11.1 Layout Guidelines

• The VM pins should be bypassed to PGND pins using low-ESR ceramic bypass capacitors with a

recommended value of 0.01 µF rated for VM. The capacitors should be placed as close to the VM pins

as possible with a thick trace or ground plane connection to the device PGND pins.

• The VM pins should be bypassed to PGND using a bulk capacitor rated for VM. This component can be an

electrolytic capacitor.

• A low-ESR ceramic capacitor must be placed in between the CPL and CPH pins. A value of 0.1 µF rated for

VM is recommended. Place this component as close to the pins as possible.

• A low-ESR ceramic capacitor must be placed in between the VM and VCP pins. A value of 1 µF rated for 16

V is recommended. Place this component as close to the pins as possible.

• Bypass the DVDD pin to ground with a low-ESR ceramic capacitor. A value of 1 µF rated for 6.3 V is

recommended. Place this bypassing capacitor as close to the pin as possible.

• Bypass the VCC pin to ground with a low-ESR ceramic capacitor. A value of 0.1 µF rated for 6.3 V is

recommended. Place this bypassing capacitor as close to the pin as possible.

• In general, inductance between the power supply pins and decoupling capacitors must be avoided.

• The thermal PAD of the package must be connected to system ground.

– It is recommended to use a big unbroken single ground plane for the whole system / board. The ground

plane can be made at bottom PCB layer.

– In order to minimize the impedance and inductance, the traces from ground pins should be as short and

wide as possible, before connecting to bottom layer ground plane through vias.

– Multiple vias are suggested to reduce the impedance.

– Try to clear the space around the device as much as possible especially at bottom PCB layer to improve

the heat spreading.

– Single or multiple internal ground planes connected to the thermal PAD will also help spreading the heat

and reduce the thermal resistance.

11.2 Layout Example

Follow the layout example of the DRV8461 EVM. The design files can be downloaded from the DRV8461EVM

product folder.

DRV8461

SLOSE98 – DECEMBER 2022

www.ti.com

108

Submit Document Feedback

Product Folder Links: DRV8461

DRV8461SPWPR 数据表(PDF) 108 Page - Texas Instruments

DRV8461SPWPR 数据表(HTML) 108 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载