DRA821U4...ALM datasheet(108/252 Pages) TI

108 / 252 page

7.9 Timing and Switching Characteristics

Note

The timings presented in this section are valid when the DRV_STR (Drive Strength) control in the

associated PADCONFIG registers are set to the default “0h – Nominal (recommended)” value.

7.9.1 Timing Parameters and Information

The timing parameter symbols used in Section 7.9 are created in accordance with JEDEC Standard 100. To

shorten the symbols, some pin names and other related terminologies have been abbreviated in Table 7-3:

Table 7-3. Timing Parameters Subscripts

SYMBOL

PARAMETER

Cycle time (period)

Delay time

dis

Disable time

Enable time

Hold time

Setup time

START

Start bit

Transition time

Valid time

Pulse duration (width)

Unknown, changing, or don't care level

Fall time

High

Low

Rise time

Valid

Invalid

Active Edge

First Edge

Last Edge

High impedance

DRA821U-Q1

SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022

www.ti.com

108

Submit Document Feedback

Product Folder Links: DRA821U-Q1

DRA821U4...ALM 数据表(PDF) 108 Page - Texas Instruments

DRA821U4...ALM 数据表(HTML) 108 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载