数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 152 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 152 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 148Page - Texas Instruments DRA821U4...ALM Datasheet HTML 149Page - Texas Instruments DRA821U4...ALM Datasheet HTML 150Page - Texas Instruments DRA821U4...ALM Datasheet HTML 151Page - Texas Instruments DRA821U4...ALM Datasheet HTML 152Page - Texas Instruments DRA821U4...ALM Datasheet HTML 153Page - Texas Instruments DRA821U4...ALM Datasheet HTML 154Page - Texas Instruments DRA821U4...ALM Datasheet HTML 155Page - Texas Instruments DRA821U4...ALM Datasheet HTML 156Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 252 page
background image
MDIO3
MDIO1
MDIO2
MDIO7
MDIO4
MDIO5
MDIO[x]_MDC
MDIO[x]_MDIO
(input)
MDIO[x]_MDIO
(output)
CPSW2G_MDIO_TIMING_01
Figure 7-44. CPSW5G MDIO Diagrams Receive and Transmit
7.9.5.3.2 CPSW5G RMII Timings
Section 7.9.5.3.2.1, Section 7.9.5.3.2.2, and Figure 7-45 present timing requirements for CPSW5G RMII receive.
7.9.5.3.2.1 Timing Requirements for RMII[x]_REFCLK – RMII Mode
NO.
PARAMETER
DESCRIPTION
MIN
TYP
MAX
UNIT
RMII1
tc(REF_CLK)
Cycle time, REF_CLK
19.999
20.001
ns
RMII2
tw(REF_CLKH)
Pulse Duration, REF_CLK High
7
13
ns
RMII3
tw(REF_CLKL)
Pulse Duration, REF_CLK Low
7
13
ns
RMII[x]_REF_CLK
RMII2
RMII3
RMII1
Figure 7-45. RMII[x]_REFCLK Timing – RMII Mode
7.9.5.3.2.2 Timing Requirements for RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RXER – RMII Mode
NO.
PARAMETER
DESCRIPTION
MIN
TYP
MAX
UNIT
RMII4
tsu(RXD-REF_CLK)
Setup time, RXD[1:0] valid before REF_CLK
4
ns
tsu(CRS_DV-REF_CLK)
Setup time, CRS_DV valid before REF_CLK
4
ns
tsu(RX_ER-REF_CLK)
Setup time, RX_ER valid before REF_CLK
4
ns
RMII5
th(REF_CLK-RXD)
Hold time RXD[1:0] valid after REF_CLK
2
ns
th(REF_CLK-CRS_DV)
Hold time, CRS_DV valid after REF_CLK
2
ns
th(REF_CLK-RX_ER)
Hold time, RX_ER valid after REF_CLK
2
ns
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
www.ti.com
152
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com