数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 160 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 160 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 156Page - Texas Instruments DRA821U4...ALM Datasheet HTML 157Page - Texas Instruments DRA821U4...ALM Datasheet HTML 158Page - Texas Instruments DRA821U4...ALM Datasheet HTML 159Page - Texas Instruments DRA821U4...ALM Datasheet HTML 160Page - Texas Instruments DRA821U4...ALM Datasheet HTML 161Page - Texas Instruments DRA821U4...ALM Datasheet HTML 162Page - Texas Instruments DRA821U4...ALM Datasheet HTML 163Page - Texas Instruments DRA821U4...ALM Datasheet HTML 164Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 252 page
background image
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
QEP5
tw(QEPSL)
Pulse duration, QEP_S low
2 + 2P
(1)
ns
(1)
P = sysclk period in ns
QEP_S
QEP4
EPERIPHERALS_TIMNG_03
QEP_I
QEP2
QEP_A/B
QEP1
QEP3
QEP5
Figure 7-56. EQEP Input Timings
7.9.5.7.2 Switching Characteristics for EQEP
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
QEP6
td(QEP-CNTR)
Delay time, external clock to counter increment
24
ns
For more information, see Enhanced Quadrature Encoder Pulse (EQEP) Module section in Peripherals chapter
in the device TRM.
7.9.5.8 GPIO
The device has ten instances of GPIO modules. The GPIO modules are integrated in three groups.
• Group one: WKUP_GPIO0 and WKUP_GPIO1
• Group two: GPIO0, GPIO2, GPIO4, and GPIO6
• Group three: GPIO1, GPIO3, GPIO5, and GPIO7
Within each group, exactly one module is selected to control the corresponding I/O pins and pin interrupts.
The GPIO pins are grouped into banks (16 pins per bank), which means that each GPIO module provides up
to 144 dedicated general-purpose pins with input and output capabilities; thus, the general-purpose interface
supports up to 432 (3 instances × (9 banks × 16 pins)) pins. Since WKUP_GPIOu_[84:143] (u = 0, 1),
GPIOn_[128:143] (n = 0, 2, 4, 6), and GPIOm_[36:143] (m = 1, 3, 5 ,7) are reserved in this device, general
purpose interface supports up to 248 I/O pins.
For more details about features and additional description information on the device General-Purpose Interface,
see the corresponding sections within Section 6.3, Signal Descriptions and Section 8, Detailed Description.
Note
The general-purpose input/output i (i = 0 to 1) is also referred to as GPIOi.
Table 7-36, Table 7-37, and Table 7-38 present timing conditions, requirements, and switching characteristics for
GPIO.
Table 7-36. GPIO Timing Conditions
PARAMETER
BUFFER TYPE
MIN
MAX UNIT
INPUT CONDITIONS
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
www.ti.com
160
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com