数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 161 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 161 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 157Page - Texas Instruments DRA821U4...ALM Datasheet HTML 158Page - Texas Instruments DRA821U4...ALM Datasheet HTML 159Page - Texas Instruments DRA821U4...ALM Datasheet HTML 160Page - Texas Instruments DRA821U4...ALM Datasheet HTML 161Page - Texas Instruments DRA821U4...ALM Datasheet HTML 162Page - Texas Instruments DRA821U4...ALM Datasheet HTML 163Page - Texas Instruments DRA821U4...ALM Datasheet HTML 164Page - Texas Instruments DRA821U4...ALM Datasheet HTML 165Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 252 page
background image
Table 7-36. GPIO Timing Conditions (continued)
PARAMETER
BUFFER TYPE
MIN
MAX UNIT
SRI
Input slew rate
LVCMOS
0.2
6.6
V/ns
I2C OD FS
0.2
0.8
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
LVCMOS
3
10
pF
I2C OD FS
3
100
pF
Table 7-37. GPIO Timing Requirements
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
GPIO1 tw(GPIO_IN)
Pulse width, GPIOn_x
1.8 V
2P + 2.6(1)
ns
3.3 V
2P + 3.4(1)
ns
(1)
P = functional clock period in ns.
Table 7-38. GPIO Switching Characteristics
NO.
PARAMETER
DESCRIPTION
BUFFER TYPE
MIN
MAX
UNIT
GP3
tw(GPIO_OUT)
Minimum Output Pulse Width
LVCMOS
-3.6 + 0.975P(1)
ns
GP4
tw(GPIO_OUT)
Minimum Output Pulse Width Low
I2C Open Drain
160
ns
GP5
tw(GPIO_OUT)
Minimum Output Pulse Width High
I2C Open Drain
60
ns
(1)
P = functional clock period in ns.
For more information, see General-Purpose Interface (GPIO) section in Peripherals chapter in the device TRM.
7.9.5.9 GPMC
For more details about features and additional description information on the device General-Purpose Memory
Controller, see the corresponding sections within Section 6.3, Signal Descriptions and Section 8, Detailed
Description.
Table 7-39. GPMC Timing Conditions
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
Input Conditions
SRI
Input slew rate
1.65
4
V/ns
Output Conditions
CL
Output load capacitance
5
20
pF
PCB Connectivity Requirements
td(Trace Delay)
Propagation delay of each trace 133 MHz
Synchronous Mode
140
360
ps
All other modes
140
720
td(Trace Mismatch Delay)
Propagation mismatch across all traces
200
ps
7.9.5.9.1 GPMC and NOR Flash — Synchronous Mode
Section 7.9.5.9.1.1 and Section 7.9.5.9.1.2 assume testing over the recommended operating conditions and
electrical characteristic conditions below (see Figure 7-57 through Figure 7-61).
www.ti.com
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
161
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com