数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8944BECS/R 数据表(PDF) 109 Page - Cirrus Logic

部件名 WM8944BECS/R
功能描述  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8944BECS/R 数据表(HTML) 109 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 105Page - Cirrus Logic WM8944BECS/R Datasheet HTML 106Page - Cirrus Logic WM8944BECS/R Datasheet HTML 107Page - Cirrus Logic WM8944BECS/R Datasheet HTML 108Page - Cirrus Logic WM8944BECS/R Datasheet HTML 109Page - Cirrus Logic WM8944BECS/R Datasheet HTML 110Page - Cirrus Logic WM8944BECS/R Datasheet HTML 111Page - Cirrus Logic WM8944BECS/R Datasheet HTML 112Page - Cirrus Logic WM8944BECS/R Datasheet HTML 113Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 165 page
background image
WM8944B
Rev 4.3
109
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
DAC_ENA must be set to 1 when processing data from the
DAC or Digital Beep Generator.
Register 03h Power management 2
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R4 (04h)
Audio
Interface
15:14
DACDATA_
PULL [1:0]
00
DACDAT pull-up / pull-down Enable
00 = no pull-up or pull-down
01 = pull-down
10 = pull-up
11 = reserved
13:12
FRAME_PULL
[1:0]
00
LRCLK pull-up / pull-down Enable
00 = no pull-up or pull-down
01 = pull-down
10 = pull-up
11 = reserved
11:10
BCLK_PULL
[1:0]
00
BCLK pull-up / pull-down Enable
00 = no pull-up or pull-down
01 = pull-down
10 = pull-up
11 = reserved
9
ADCR_SRC
1
Right Digital Audio interface source
0 = Left ADC data is output on right channel
1 = Right ADC data is output on right channel
8
ADCL_SRC
0
Left Digital Audio interface source
0 = Left ADC data is output on left channel
1 = Right ADC data is output on left channel
6
DAC_SRC
0
DAC Data Source Select
0 = DAC outputs left channel interface data
1 = DAC outputs right channel interface data
5
BCLK_INV
0
BCLK Invert
0 = BCLK not inverted
1 = BCLK inverted
4
LRCLK_INV
0
LRCLK Polarity / DSP Mode A-B select.
Left and I2S modes
– LRCLK polarity
0 = Not Inverted
1 = Inverted
DSP Mode
– Mode A-B select
0 = MSB is available on 2nd BCLK rising edge after LRCLK
rising edge (mode A)
1 = MSB is available on 1st BCLK rising edge after LRCLK
rising edge (mode B)
3:2
WL [1:0]
10
Digital Audio Interface Word Length
00 = 16 bits
01 = 20 bits
10 = 24 bits
11 = 32 bits
Note -
see “Companding” for the selection of 8-bit mode.
1:0
FMT [1:0]
10
Digital Audio Interface Format
00 = Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com