数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 115 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 115 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 111Page - STMicroelectronics STR720 Datasheet HTML 112Page - STMicroelectronics STR720 Datasheet HTML 113Page - STMicroelectronics STR720 Datasheet HTML 114Page - STMicroelectronics STR720 Datasheet HTML 115Page - STMicroelectronics STR720 Datasheet HTML 116Page - STMicroelectronics STR720 Datasheet HTML 117Page - STMicroelectronics STR720 Datasheet HTML 118Page - STMicroelectronics STR720 Datasheet HTML 119Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 401 page
background image
STR720 - EXTERNAL MEMORY INTERFACE (EMI)
115/401
11 EXTERNAL MEMORY INTERFACE (EMI)
11.1 Introduction
The External Memory Interface is a configurable interface designed to control the data flow
from an internal Advanced High-performance Bus (AHB) to external memory components as
ROM and SRAM.
The total external memory space of 8 MByte can be subdivided in 2 regions, corresponding to
the 2 available chip select signals (CS0..CS1). External memory transfers are always 16 bit
wide, the width of the transfers from the AHB bus to the EMI peripheral, in accordance with to
the AHB specifications, are controlled by the HSIZE signal (8,16 or 32-bit). Note that the
external address bus always refers to 16-bit location addresses, thus bit position 0 on this bus
corresponds to bit 1 on the internal AHB address bus.
The length of time required to properly transfer data from/to external memory region is
controlled by programming of internal registers dedicated to each external memory space
which determines the number of wait states used to access that region. Read/Write cycle
termination can be also configured to be controlled by the “External Ready” signal (Eready).
Each internal register also contains a flag bit which informs the controller if a particular
memory space is accessible or not.
All the internal configuration registers are accessed via an Advanced Peripheral Bus interface
(APB) to the EMI block.
11.2 Main Features
8 MByte of total addressable external memory space.
Up to 2 external regions/chip selects (Banks).
Bank 0 can span from 64 kBytes up to 8 MBytes in 64 kBytes increments.
Bank 1 can span from 64 kBytes up to 8 MBytes in 64 kBytes increments.
Up to 7 configurable wait states for each external memory region.
Read/Write cycle termination via “External Ready” (Eready) signal (configurable).
Note
Only chip select 0 signal is always available on STR720 device, CS1 being shared
with different alternate functions or general purpose I/Os.
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com