| 数据搜索系统,热门电子元器件搜索 |
|
STR720 数据表(PDF) 138 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 数据表(HTML) 138 Page - STMicroelectronics |
|
138 / 401 page ![]() STR720 - RESET AND CLOCK CONTROL UNIT (RCCU) 138/401 13 RESET AND CLOCK CONTROL UNIT (RCCU) 13.1 Introduction Reset and Clock Control Unit (RCCU) is responsible of the control and distribution of the reset and the clock signals of the STR720. 13.2 Main Features ■ Three reset inputs: Watchdog reset, Hardware reset and Software reset ■ Two clock inputs: CLK and CLK_AF ■ Three clock outputs: AHB clock (AHB_CLK), APB clock (APB_CLK) and ATAPI clock (ATAPI_CLK) ■ PLL control including: • PLL operation mode (POFF output) and multiplication/division (MX and DX Output) control • PLL reference (PLLREFCLK) clock selectable between CLK and CLK/2 ■ Four clock domains: • AHB clock can be: CLK clock, CLK clock divided by 2, 32, 64 CLK (or CLK/2) clock multiplied by the PLL External low frequency clock (CLK_AF, when available) • APB clock can be: AHB clock divided by 2, 4, 8, 16 • ATAPI clock can be: AHB clock divided by 2 AHB clock divided by 3 • PLLCKREF can be: CLK clock CLK clock divided by 2 ■ Four different operating modes: Run mode Idle mode Slow mode Stop mode ■ Low frequency clock (CLK_AF) selection for low power consumption modes. 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |