STR720 datasheet(327/401 Pages) STMICROELECTRONICS

327 / 401 page

STR720 - EXTENDED FUNCTION TIMER (EFT)

327/401

Counter Register (CNTR)

Address Offset: 10h

Reset value: FFFCh

This is a 16-bit register that contains the counter value.

Control Register 1 (CR1)

Address Offset: 14h

Reset value: 0000h

Bit 15 = EN: Timer Count Enable

0: Timer counter is stopped.

1: Timer counter is enabled.

Bit 14 = PWMI: Pulse Width Modulation Input

0: PWM Input is not active.

1: PWM Input is active.

Bit 13:12 = Reserved. These bits must be always written to 0.

Bit 11 = FOLVB: Forced Output Compare B

0: No effect.

1: Forces OLVLB to be copied to the OCMPB pin.

Bit 10 = FOLVA: Forced Output Compare A

0: No effect.

1: Forces OLVLA to be copied to the OCMPA pin.

Bit 9 = OLVLB: Output Level B

This bit is copied to the OCMPB pin whenever a successful comparison occurs with the

OCBR register and OCBE is set in the CR2 register. This value is copied to the OCMPA pin in

One Pulse Mode and Pulse Width Modulation mode.

Bit 8= OLVLA: Output Level A

The OLVLA bit is copied to the OCMPA pin whenever a successful comparison occurs with

the OCAR register and the OCAE bit is set in the CR2 register.

765432

MSB

LSB

rrrrrr

rrrrr

765432

PWMI

Reserved

FOLVB FOLVA

OLVLB

OLVLA

OCBE

OCAE

OPM

PWM

IEDGB

IEDGA

EXEDG ECKEN

rwrwrwrwrwrw

STR720 数据表(PDF) 327 Page - STMicroelectronics

STR720 数据表(HTML) 327 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载