数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 330 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 330 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 326Page - STMicroelectronics STR720 Datasheet HTML 327Page - STMicroelectronics STR720 Datasheet HTML 328Page - STMicroelectronics STR720 Datasheet HTML 329Page - STMicroelectronics STR720 Datasheet HTML 330Page - STMicroelectronics STR720 Datasheet HTML 331Page - STMicroelectronics STR720 Datasheet HTML 332Page - STMicroelectronics STR720 Datasheet HTML 333Page - STMicroelectronics STR720 Datasheet HTML 334Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 330 / 401 page
background image
STR720 - EXTENDED FUNCTION TIMER (EFT)
330/401
Status Register (SR)
Address Offset: 1Ch
Reset value: 0001h
Bit 15= ICFA: Input Capture Flag A
0: No input capture (reset value).
1: An input capture has occurred. To clear this bit, write the SR register, with a ‘0’ on the bit 15
(and ‘1’ in all the other bit, just to avoid an unwanted clearing of another pending bit).
Bit 14= OCFA: Output Compare Flag A
0: No match (reset value).
1: The content of the counter has matched the content of the OCAR register. This bit is not set
in the PWM mode even if counter matches OCAR. To clear this bit, write the SR register, with
a ‘0’ on the bit 14 (and ‘1’ in all the other bit, just to avoid an unwanted clearing of another
pending bit).
Bit 13= TOF: Timer Overflow
0: No timer overflow (reset value).
1:The counter rolled over from FFFFh to 0000h. To clear this bit, write the SR register, with a
‘0’ on the bit 13 (and ‘1’ in all the other bit, just to avoid an unwanted clearing of another
pending bit).
Bit 12= ICFB: Input Capture Flag B
0: No input capture (reset value).
1: An input capture has occurred.To clear this bit, write the SR register, with a ‘0’ on the bit 12
(and ‘1’ in all the other bit, just to avoid an unwanted clearing of another pending bit).
Bit 11= OCFB: Output Compare Flag B
0: No match (reset value).
1: The content of the counter has matched the content of the OCBR register. It is set in PWM
mode too. To clear this bit, write the SR register, with a ‘0’ on the bit 11 (and ‘1’ in all the other
bit, just to avoid an unwanted clearing of another pending bit).
15
14
13
12
11
10
9
8
765432
1
0
ICFA
OCFA
TOF
ICFB
OCFB
reserved
rc
rc
rc
rc
rc
-
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com