数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 343 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 343 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 339Page - STMicroelectronics STR720 Datasheet HTML 340Page - STMicroelectronics STR720 Datasheet HTML 341Page - STMicroelectronics STR720 Datasheet HTML 342Page - STMicroelectronics STR720 Datasheet HTML 343Page - STMicroelectronics STR720 Datasheet HTML 344Page - STMicroelectronics STR720 Datasheet HTML 345Page - STMicroelectronics STR720 Datasheet HTML 346Page - STMicroelectronics STR720 Datasheet HTML 347Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 343 / 401 page
background image
STR720 - GENERAL PURPOSE I/O PORTS
343/401
23 GENERAL PURPOSE I/O PORTS
23.1 Introduction
The General Purpose IO Port are programmable by software in several conditions: input,
output, Alternate Function, open drain, push-pull, weak push-pull and high impedance. Each
Port is configured in Input (PC0=0, PC1=1, PC2=0, see Table 72 on page 344) during the
Reset phase.
Warning: being each GPIO pin configured in Input during Reset phase, the IO pins are
released to High Impedance condition. To avoid power consumption the user has to drive the
IOs to stable levels.
23.2 Main Features
Data Input /Output
Alternate Function
CMOS Input
PUSH-PULL Output
Open Drain Output
Weak PUSH-PULL Output
Full software programmability
23.3 Functional Description
The General Purpose IO Port has three configuration registers (PC0,PC1,PC2) and one IO
Data register (PD).
All the allowed Port configurations, set by programming of the configuration registers are
summarized in Table 72 on page 344, where the index (n) is a generic IO bit.
A writing access to the IO Data register always loads the data in the Output Latch.The Output
Latch holds the data to be sent out while the Input Latch captures the data present on the IO
pin.
A reading access to the IO Data register can read the Input Latch or the Output Latch
according to the Port configuration (see later).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com