数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 353 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 353 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 349Page - STMicroelectronics STR720 Datasheet HTML 350Page - STMicroelectronics STR720 Datasheet HTML 351Page - STMicroelectronics STR720 Datasheet HTML 352Page - STMicroelectronics STR720 Datasheet HTML 353Page - STMicroelectronics STR720 Datasheet HTML 354Page - STMicroelectronics STR720 Datasheet HTML 355Page - STMicroelectronics STR720 Datasheet HTML 356Page - STMicroelectronics STR720 Datasheet HTML 357Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 353 / 401 page
background image
STR720 - MISCELLANEA REGISTERS (GCR - CGC - AHB_ERR)
353/401
S-APB Global Configuration Register 2 (SGCR2)
Address: 0xF000_0C04
Reset value: 0x00XX
This register collects internal configuration signals status so that application software can
check them, if required. This is a read-only register.
Bit 15:1 = Reserved. These bits will be always read back as ‘0’.
Bit 0 = EXT_BOOT: EXTernal BOOT
This bit reports the status of P3.8 pin at RSTIN rising edge, which is used to configure the
boot mode of the device, selecting if reset vector is fetched from EMI address space. After
reset rising edge P3.8 can change its value, according to application requirements, but boot
mode cannot be changed unless a new hardware reset is applied to the device.
0: Reserved ROM mode.
1: STR720 boots from external EMI area.
S-APB Global Configuration Register 3 (SGCR3)
Address: 0xF000_0C08
Reset value: 0x0000
This register configures the DMA request assignment to the available DMA streams.
Bit 15:8 = Reserved. These bits must be always written to 0.
Bit 7:6 = ST3_SEL[1:0]: DMA STream3 SELection
This bit field selects which DMA-capable peripheral is associated to DMA Stream 3 request:
00: BSPI1 transmit DMA request
01: ADC sample ready request.
10: Reserved. This value should never be used.
11: Reserved. This value should never be used.
Bit 5:0= Reserved. These bits must be always written to 0.
15
14
13
12
11
10
9
8
765432
1
0
Reserved
EXT_
BOOT
-r
15
14
13
12
11
10
9
8
765432
1
0
Reserved
ST3_SEL
Reserved
-rw
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com