数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H5GQ2H24AFR-R0C 数据表(PDF) 137 Page - Hynix Semiconductor

部件名 H5GQ2H24AFR-R0C
功能描述  2Gb (64Mx32) GDDR5 SGRAM
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 137 Page - Hynix Semiconductor

Back Button H5GQ2H24AFR-R0C Datasheet HTML 133Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 134Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 135Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 136Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 137Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 138Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 139Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 140Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 141Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 172 page
background image
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsability for use of circuits described. No patent licenses are implied.
Rev. 1.2 /Nov. 2011
137
H5GQ2H24AFR
PARAMETER a, b
SYMBOL
6.0Gbps
UNIT
NOTES
MIN
MAX
WCK2CK Timings
WCK stop to MRS delay for entering WCK2CK training
tWCK2MRS
3
-
ns
MRS to WCK restart delay after entering WCK2CK training
tMRSTWCK
10
-
ns
q
WCK start to WCK phase movement delay
tWCK2TR
10
-
tCK
WCK phase change to phase detector out delay
tWCK2PH
5
-
ns
WCK Clock high-level width during WCK2CK training
tWCKHTR
0.43
0.57
tWCK
k,l,r
WCK Clock low-level width during WCK2CK training
tWCKLTR
0.43
0.57
tWCK
k,l,r
WCK2CK offset when zero offset at
phase detector or at pins
PLL on;MR6A0=0
(at phase detector)
tWCK2CKPIN
-0.2
0.2
ns
s
PLL on;MR6A0=1
(at pins)
-0.2
0.2
PLL off;MR6A0=0
(at phase detector)
-0.2
0.2
PLL off;MR6A0=1
(at pins)
-0.2
0.2
WCK2CK phase offset upon
WCK2CK training exit
MR6A0=0
(at phase detector)
tWCK2CKSYNC
-0.25
0.25
tCK
t
MR6A0=1
(at pins)
-0.25
0.25
ns
WCK2CK phase offset
MR6A0=0
(at phase detector)
tWCK2CK
-0.4
0.4
tCK
u
MR6A0=1
(at pins)
-0.4
0.4
ns
PLL Input and Output Timings
WCK to DQ/DBI# offset for input
data
PLL on
tWCK2DQI
0.7
1.7
ns
v
PLL off
0.7
1.7
WCK to DQ/DBI#/EDC/ offset for
output data
PLL on
tWCK2DQO
1.1
2.2
ns
w,x
PLL off
1.1
2.2
DQ/DBI# input pulse width
tDIPW
0.15
-
ns
y,z,aa
Table 44. AC Timings (@1.5V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com