H5GQ2H24AFR-R0C datasheet(133/172 Pages) HYNIX

133 / 172 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.2 /Nov. 2011

133

H5GQ2H24AFR

NOTE: Min

tRC or tRFC for IDD measurements is the smallest multiple of tCK that meets the minimum of the absolute value for the

respective parameter.

Common Test conditions:

Device is configured to x32 mode

ABI and DBI are enabled

All ODTs are enabled with ZQ/2

4) PLLs are enabled unless otherwise noted

CRC is enabled for READs and WRITEs, and the EDC hold pattern is programmed to’1010’

Bank groups are enabled if required for device operation at tCK(min)

Table 42. IDD Specification and Test Condition

PARAMETER/CONDITION

SYMBOL

NOTES

One Bank Activate Precharge Current: tCK = tCK(min); tWCK = tWCK(min); tRC = tRC(min); CKE# =

LOW; DQ, DBI# are HIGH; random bank and row addresses (4 address inputs set LOW) with ACT

command

IDD0

One Bank Activate Read Precharge Current: tCK = tCK (min); tWCK = tWCK(min); 

tRC = tRC(min); CKE# = LOW; one bank activated; single read burst with 50% data toggle on each data

transfer, with 4 outputs per data byte driven LOW; otherwise DQ, DBI# are HIGH; random bank, row

and column addresses (4 address inputs set LOW) with ACT and READ commands; IOUT = 0mA

IDD1

Precharge Power‐down Current: tCK = tCK (min); tWCK = tWCK(min); all banks idle; 

CKE# = HIGH; all other inputs are HIGH; PLLs are off

IDD2P

Precharge Standby Current: tCK = tCK (min); tWCK = tWCK(min); all banks idle; 

CKE# = LOW; all other inputs are HIGH

IDD2N

Active Power‐down Current: tCK = tCK (min); tWCK = tWCK(min); one bank active; 

CKE# = HIGH; all other inputs are HIGH

IDD3P

Active Standby Current: tCK = tCK (min); tWCK = tWCK(min); one bank active; 

CKE# = LOW; all other inputs are HIGH

IDD3N

Read Burst Current: tCK = tCK (min); tWCK = tWCK(min); CKE# = LOW; one bank in each of the 4 bank

groups activated; continuous read burst across bank groups with 50% data toggle on each data

transfer, with 4 outputs per data byte driven LOW; random bank and column addresses (4 address

inputs set LOW) with READ command; IOUT = 0mA

IDD4R

Write Burst Current: tCK = tCK (min); tWCK = tWCK(min); CKE# = LOW; one bank in each of the 4 bank

groups activated; continuous write burst across bank groups with 50% data toggle on each data

transfer, with 4 inputs per data byte set LOW; random bank and column addresses (4 address inputs

set LOW) with WRITE command; no data mask

IDD4W

Refresh Current: tCK = tCK (min); tWCK = tWCK(min); tRFC = tRFC(min); CKE# = LOW; 

DQ, DBI# are HIGH; address inputs are HIGH

IDD5

Self Refresh Current: CKE# = HIGH; all other inputs are HIGH

IDD6

Four Bank Interleave Read Current: tCK = tCK(min); tWCK = tWCK(min); CKE# = LOW; 

one bank in each of the 4 bank groups activated and precharged at tRC(min); continuous read burst

across bank groups with 50% data toggle on each data transfer, with 4 outputs per data byte driven

LOW; random bank, row and column addresses (4 address inputs set LOW) with ACT and READ/

READA commands; IOUT = 0mA

IDD7

H5GQ2H24AFR-R0C 数据表(PDF) 133 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 133 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载