数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 203 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 203 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 199Page - Texas Instruments DRA821U4...ALM Datasheet HTML 200Page - Texas Instruments DRA821U4...ALM Datasheet HTML 201Page - Texas Instruments DRA821U4...ALM Datasheet HTML 202Page - Texas Instruments DRA821U4...ALM Datasheet HTML 203Page - Texas Instruments DRA821U4...ALM Datasheet HTML 204Page - Texas Instruments DRA821U4...ALM Datasheet HTML 205Page - Texas Instruments DRA821U4...ALM Datasheet HTML 206Page - Texas Instruments DRA821U4...ALM Datasheet HTML 207Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 203 / 252 page
background image
7.9.5.16.2 MMCSDi — MMCSD1 — SD/SDIO Interface
Note
The MMCSDi (i = 1) controller is also referred to as MMCi.
MMCSDi interface is compliant with the SD Host Controller Standard Specification 4.10 and SD Physical Layer
Specification v3.01 as well as SDIO Specification v3.00 and it supports the following SD Card applications:
• Default speed
• High speed
• UHS–I SDR12
• UHS–I SDR25
• UHS–I SDR50
• UHS–I SDR104
• UHS–I DDR50
Table 7-63 presents the required delay software configuration settings for MMC1 timing modes.
Table 7-63. MMC1 Delay Mapping for All Timing Modes
REGISTER NAME
MMCSD12_SS_PHY_CTRL_4_REG
MMCSD12_SS_PHY_CTRL_5_REG
BIT FIELD
[20]
[15:12]
[8]
[4:0]
[2:0]
BIT FIELD NAME
OTAPDLYENA OTAPDLYSEL ITAPDLYENA
ITAPDLYSEL
CLKBUFSEL
MODE
DESCRIPTION
DELAY
ENABLE
DELAY
VALUE
INPUT
DELAY
ENABLE
INPUT
DELAY
VALUE
DELAY
BUFFER
DURATION
Default
Speed
4-bit PHY operating
3.3 V, 25 MHz
0x1
0x0
0x0
0x0
0x7
High
Speed
4-bit PHY operating
3.3 V, 50 MHz
0x1
0x0
0x0
0x0
0x7
UHS-I
SDR12
4-bit PHY operating
1.8 V, 25 MHz
0x1
0xF
0x0
0x0
0x7
UHS-I
SDR25
4-bit PHY operating
1.8 V, 50 MHz
0x1
0xF
0x0
0x0
0x7
UHS-I
SDR50
4-bit PHY operating
1.8 V, 100 MHz
0x1
0xC
0x1
Tuning
0x7
UHS-I
DDR50
4-bit PHY operating
1.8 V, 50 MHz
0x1
0xC
0x1
Tuning
0x7
UHS-I
SDR104
4-bit PHY operating
1.8, V 200 MHz
0x1
0x5
0x1
Tuning
0x7
Table 7-64 represents MMCSD1 timing conditions.
Table 7-64. MMCSD1 Timing Conditions
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
Default Speed, High
Speed
0.69
2.06
V/ns
UHS-I SDR12, UHS-I
SDR25
0.34
1.34
V/ns
UHS-I DDR50
1
2
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
All Speed Modes
1
10
pF
PCB CONNECTIVITY REQUIREMENTS
www.ti.com
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
203
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com