数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 204 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 204 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 200Page - Texas Instruments DRA821U4...ALM Datasheet HTML 201Page - Texas Instruments DRA821U4...ALM Datasheet HTML 202Page - Texas Instruments DRA821U4...ALM Datasheet HTML 203Page - Texas Instruments DRA821U4...ALM Datasheet HTML 204Page - Texas Instruments DRA821U4...ALM Datasheet HTML 205Page - Texas Instruments DRA821U4...ALM Datasheet HTML 206Page - Texas Instruments DRA821U4...ALM Datasheet HTML 207Page - Texas Instruments DRA821U4...ALM Datasheet HTML 208Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 252 page
background image
Table 7-64. MMCSD1 Timing Conditions (continued)
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
td(Trace Delay)
Propagation delay of each trace
Default Speed, High
Speed
126
1200
ps
UHS-I DDR50
255
1134
ps
All Other Modes
134
1276
ps
td(Trace Mismatch Delay)
Propagation delay mismatch across all
traces
UHS-I DDR50
20
ps
UHS-I SDR104
8
ps
All Other Modes
100
ps
7.9.5.16.2.1 Default speed Mode
Table 7-65 and Table 7-66 present timing requirements and switching characteristics for MMCSDi – Default
Speed Mode (see Figure 7-91 and Figure 7-92)
Table 7-65. MMCSD1 Timing Requirements – Default Speed Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
DS1
tsu(cmdV-clkH)
Setup time, MMC[x]_CMD valid before MMC[x]_CLK rising edge
2.15
ns
DS2
th(clkH-cmdV)
Hold time, MMC[x]_CMD valid after MMC[x]_CLK rising edge
4.56
ns
DS3
tsu(dV-clkH)
Setup time, MMC[x]_DAT[3:0] valid before MMC[x]_CLK rising edge
2.15
ns
DS4
th(clkH-dV)
Hold time, MMC[x]_DAT[3:0] valid after MMC[x]_CLK rising edge
4.56
ns
1. x = 1 for MMC1
MMC[ ]_CLK
x
M
[ ]_
MC
CMD
x
MMC
DAT
[ ]_
[3:0]
x
DS1
DS2
DS3
DS4
Figure 7-91. MMCSD1 – Default Speed – Receive Mode
Table 7-66. MMCSD1 Switching Characteristics – Default Speed Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
fop(clk)
Operating frequency, MMC[x]_CLK
25
MHz
DS5
tc(clk)
Cycle time, MMC[x]_CLK
40
ns
DS6
tw(clkH)
Pulse duration, MMC[x]_CLK high
18.7
ns
DS7
tw(clkL)
Pulse duration, MMC[x]_CLK low
18.7
ns
DS8
td(clkL-cmdV)
Delay time, MMC[x]_CLK falling edge to MMC[x]_CMD transition
–3.53
3.53
ns
DS9
td(clkL-dV)
Delay time, MMC[x]_CLK falling edge to MMC[x]_DAT[3:0] transition
–3.53
3.53
ns
MMC[ ]_CLK
x
MMC
CMD
[ ]_
x
MMC
DAT
[ _
[3:0]
x]
D 5
S
D 7
S
D 8
S
D 9
S
DS6
Figure 7-92. MMCSD1 – Default Speed – Transmit Mode
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
www.ti.com
204
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com