数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

DRA821U4...ALM 数据表(PDF) 207 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 207 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 203Page - Texas Instruments DRA821U4...ALM Datasheet HTML 204Page - Texas Instruments DRA821U4...ALM Datasheet HTML 205Page - Texas Instruments DRA821U4...ALM Datasheet HTML 206Page - Texas Instruments DRA821U4...ALM Datasheet HTML 207Page - Texas Instruments DRA821U4...ALM Datasheet HTML 208Page - Texas Instruments DRA821U4...ALM Datasheet HTML 209Page - Texas Instruments DRA821U4...ALM Datasheet HTML 210Page - Texas Instruments DRA821U4...ALM Datasheet HTML 211Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 207 / 252 page
background image
Table 7-72. MMCSD1 Switching Characteristics – UHS-I SDR25 Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
fop(clk)
Operating frequency, MMC[x]_CLK
50
MHz
SDR255
tc(clk)
Cycle time, MMC[x]_CLK
20
ns
SDR256
tw(clkH)
Pulse duration, MMC[x]_CLK high
9.2
ns
SDR257
tw(clkL)
Pulse duration, MMC[x]_CLK low
9.2
ns
SDR258
td(clkH-cmdV)
Delay time, MMC[x]_CLK rising edge to MMC[x]_CMD transition
2.4
9.37
ns
SDR259
td(clkH-dV)
Delay time, MMC[x]_CLK rising edge to MMC[x]_DAT[3:0] transition
2.4
9.37
ns
MMC[ ]_CLK
x
MMC
CMD
[ ]_
x
MMC
DAT
[ _
[3:0]
x]
SDR255
SDR257
SDR256
SDR258
SDR259
SDR258
SDR259
Figure 7-98. MMCSD1 – UHS-I SDR25 – Transmit Mode
7.9.5.16.2.5 UHS–I SDR50 Mode
Table 7-73 presents timing requirements and switching characteristics for MMCSDi – UHS-I SDR50 Mode (see
and Figure 7-99).
Table 7-73. MMCSD1 Switching Characteristics – UHS-I SDR50 Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
fop(clk)
Operating frequency, MMC[x]_CLK
100
MHz
SDR505
tc(clk)
Cycle time, MMC[x]_CLK
10
ns
SDR506
tw(clkH)
Pulse duration, MMC[x]_CLK high
4.45
ns
SDR507
tw(clkL)
Pulse duration, MMC[x]_CLK low
4.45
ns
SDR508
td(clkH-cmdV)
Delay time, MMC[x]_CLK rising edge to MMC[x]_CMD transition
1.2
6.35
ns
SDR509
td(clkH-dV)
Delay time, MMC[x]_CLK rising edge to MMC[x]_DAT[3:0] transition
1.2
6.35
ns
MMC[ ]_CLK
x
MMC
CMD
[ ]_
x
MMC
DAT
[x]_
[3:0]
SDR505
SDR507
SDR506
SDR508
SDR509
SDR508
SDR509
Figure 7-99. MMCSD1 – UHS-I SDR50 – Transmit Mode
7.9.5.16.2.6 UHS–I DDR50 Mode
Table 7-74 present switching characteristics for MMCSDi – UHS-I DDR50 Mode (see Figure 7-100).
Table 7-74. MMCSD1 Switching Characteristics – UHS-I DDR50 Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
fop(clk)
Operating frequency, MMC[x]_CLK
50
MHz
DDR505
tc(clk)
Cycle time, MMC[x]_CLK
20
ns
DDR506
tw(clkH)
Pulse duration, MMC[x]_CLK high
9.2
ns
www.ti.com
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
207
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com