DRA821U4...ALM datasheet(224/252 Pages) TI

224 / 252 page

8.3.4.10 ESM

The Error Signaling Module (ESM) aggregates events and/or errors from throughout the device into one location.

It can signal both low and high priority interrupts to a processor to deal with an event and/or manipulate an I/O

error pin to signal an external hardware that an error has occurred. Therefore an external controller is able to

reset the device or keep the system in a safe, known state.

For more information, see Error Signaling Module (ESM) section in Peripherals chapter in the device TRM.

8.3.4.11 EQEP

The Enhnanced Quadrature Encoder Pulse (EQEP) peripheral is used for direct interface with a linear or rotary

incremental encoder to get position, direction and speed information from a rotating machine for use in high

performance motion and position control system. The disk of an incremental encoder is patterned with a single

track of slots patterns. These slots create an alternating pattern of dark and light lines. The disk count is

defined as the number of dark/light line pairs that occur per revolution (lines per revolution). As a rule, a second

track is added to generate a signal that occurs once per revolution (index signal: QEPI), which can be used

to indicate an absolute position. Encoder manufacturers identify the index pulse using different terms such as

index, marker, home position and zero reference.

For more information, see Enhanced Quadrature Encoder Pulse (EQEP) Module section in Peripherals chapter

in the device TRM.

8.3.4.12 GPIO

The General-Purpose Input/Output (GPIO) peripheral provides dedicated general-purpose pins that can be

configured as either inputs or outputs. When configured as an output, the user can write to an internal register to

control the state driven on the output pin. When configured as an input, user can obtain the state of the input by

reading the state of an internal register.

In addition, the GPIO peripheral can produce host CPU interrupts and DMA synchronization events in different

interrupt/event generation modes.

For more information, see General-Purpose Interface (GPIO) section in Peripherals chapter in the device TRM.

8.3.4.13 GPMC

The General-Purpose Memory Controller is a unified memory controller dedicated for interfacing with external

memory devices like:

• Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices

• Asynchronous, synchronous, and page mode (available only in non-multiplexed mode) burst NOR flash

devices

• NAND flash

• Pseudo-SRAM devices

For more information, see General-Purpose Memory Controller (GPMC) section in Peripherals chapter in the

device TRM.

8.3.4.14 Hyperbus

The Hyperbus module is a part in the device Flash Subsystem (FSS).

The Hyperbus module is a low pin count memory interface that provides high read/write performance. The

Hyperbus module connects to Hyperbus memory (HyperFlash or HyperRAM) and uses simple Hyperbus

protocol for read and write transactions.

There is one Hyperbus™ module inside the device. The Hyperbus module includes one Hyperbus Memory

Controller (HBMC).

For more information, see Hyperbus Interface section in Peripherals chapter in the device TRM.

DRA821U-Q1

SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022

www.ti.com

224

Submit Document Feedback

Product Folder Links: DRA821U-Q1

DRA821U4...ALM 数据表(PDF) 224 Page - Texas Instruments

DRA821U4...ALM 数据表(HTML) 224 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载