STR720 datasheet(130/401 Pages) STMICROELECTRONICS

130 / 401 page

STR720 - ATAPI-IDE INTERFACE

130/401

12.5.2

IDE Configuration Register Set

Note

Access to the IDE Control Registers is not supported. These registers are used to

control access to the Master interface of the on-chip IDE controller, which is not

supported by this interface.

Note

The Master Latency Timer, bus Master interface address, Ultra DMA Control and

Ultra DMA Timing Registers in the IDE Configuration block should not be used.

These are omitted from the memory map above, flagging their location as reserved.

Addr.

Offset

5432

100h

VENID

(Vendor ID)

Manufacturer’s Identification Number (r)

101h

102h

DEVID

(Device ID)

Device Identification Number (r)

103h

104h

XCMD

(Command)

Reserved

ATAPI Enable

(rw)

105h

Reserved

106h

XSTS

(Status)

Reserved

107h

Reserved

Master Target

Abort Status

(MTAS) (rc)

Receive Target

Abort

(RTA) (rc)

Signaled Target

Abort Status

(STAS) (rc)

Devsel Timing Status

(DEVTS) (r)

Reserved

108h

REVID

(Revision ID)

Revision Identification Number

(r)

109h

(CCP)

Class Code

Programming

Class Code Programming

(r)

10Ah

CCC

(Class Code)

Sub Class 7:0

(r)

10Bh

Base Class 15:8

(r)

10Ch

Reserved

10Dh

10Eh

HTYPE

(Header Type)

Defines format of configuration registers as type 0 and single function

(r)

10Fh

13Eh

Reserved

140h

PIDETIM

(Primary IDE

timing)

Drive 1 Timing

Select

(TIM1) (rw)

Drive 1 Enable

Prefetch and

Posting

(PP1EN) (rw)

Drive 1 Enable

IOrdy Sampling

(RDY1EN) (rw)

Drive 1 Fast

Timing Bank

Select

(FTB1) (rw)

Drive 0 Timing

Select

(TIM0) (rw)

Drive 0 Enable

Prefetch and

Posting

(PP0EN) (rw)

Drive 0 Enable

IOrdy Sampling

(RDY0EN) (rw)

Drive 0 Fast

Timing Bank

Select

(FTB0) (rw)

141h

IDE Decode En-

abled

(DCDEN) (rw)

Slave IDE Tim-

ing Enable

(STEN) (rw)

IOrdy Sample Point

(ISPP) (rw)

Reserved

Recovery Time

(RCTP) (rw)

142h

Reserved

143h

144h

SLIDETIM

(Slave IDE

timing)

Reserved

Primary Drive 1 IOrdy Sample

Point

(ISPS) (rw)

Primary Drive 1 Recovery Time

(RCTS) (rw)

STR720 数据表(PDF) 130 Page - STMicroelectronics

STR720 数据表(HTML) 130 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STR720 数据表(PDF) 130 Page - STMicroelectronics

STR720 数据表(HTML) 130 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载