STR720 datasheet(281/401 Pages) STMICROELECTRONICS

281 / 401 page

STR720 - USB SLAVE INTERFACE (USB)

281/401

Bit 10

RESETM: USB Reset Interrupt Mask

0: RESET Interrupt disabled.

1: RESET Interrupt enabled, an interrupt request is generated when the

corresponding bit in the USB_ISTR register is set.

Bit 9

SOFM: Start Of Frame Interrupt Mask

0: SOF Interrupt disabled.

1: SOF Interrupt enabled, an interrupt request is generated when the

corresponding bit in the USB_ISTR register is set.

Bit 8

ESOFM: Expected Start Of Frame Interrupt Mask

0: Expected Start of Frame (ESOF) Interrupt disabled.

1: ESOF Interrupt enabled, an interrupt request is generated when the

corresponding bit in the USB_ISTR register is set.

Bits 7:5

Reserved

These are reserved bits. These bits are always read as ‘0’ and must always be

written with ‘0’.

Bit 4

RESUME: Resume request

The microcontroller can set this bit to send a Resume signal to the host. It must

be activated, according to USB specifications, for no less than 1mS and no

more than 15mS after which the Host PC is ready to drive the resume

sequence up to its end.

Bit 3

FSUSP: Force suspend

Software must set this bit when the SUSP interrupt is received, which is issued

when no traffic is received by the USB Peripheral for 3 mS.

0: No effect.

1: Enter suspend mode. Clocks and static power dissipation in the analog

transceiver are left unaffected. If suspend power consumption is a requirement

(bus-powered device), the application software should set the LP_MODE bit

after FSUSP as explained below.

Bit 2

LP_MODE: Low-power mode

This mode is used when the suspend-mode power constraints require that all

static power dissipation is avoided, except the one required to supply the

external pull-up resistor. This condition should be entered when the application

is ready to stop all system clocks, or reduce their frequency in order to meet the

power consumption requirements of the USB suspend condition. The USB

activity during the suspend mode (WKUP event) asynchronously resets this bit

(it can also be reset by software).

0: No Low Power Mode.

1: Enter Low Power mode.

STR720 数据表(PDF) 281 Page - STMicroelectronics

STR720 数据表(HTML) 281 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STR720 数据表(PDF) 281 Page - STMicroelectronics

STR720 数据表(HTML) 281 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载