| 数据搜索系统,热门电子元器件搜索 |
|
H5GQ2H24AFR-R0C 数据表(PDF) 101 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C 数据表(HTML) 101 Page - Hynix Semiconductor |
|
101 / 172 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 101 H5GQ2H24AFR Figure 67. DBI Flow Diagram DBI# Pin Special Function Overview The DBI# pin has special behavior compared to DQ pins because of the ability to enable and disable it via MRS. For either WRITE or READ DBI# pin training, both DBI READ and DBI WRITE in MRS must be enabled. The behavior of the DBI# pin in various mode register settings is summarized below: If both DBI READ and DBI WRITE are enabled: •Pin drives DBI FIFO data with RDTR command •DBI# pin FIFO accepts WRTR data with the WRTR command If only DBI READ is enabled: •DBI# pin drives ODT when not READ or RDTR If only DBI WRITE is enabled: •Pin always drives ODT (unless RESET) If both DBI READ and DBI WRITE are disabled: •DBI# pin drives ODT (unless RESET) No Yes Logical output data ’0’ count > 4 ? DBI# = ’L’ Invert data byte DBI# = ’H’ Don’t invert data byte Determine ’0’ count in data byte Logical input data DBI# = ’H’ Don’t invert data byte DBI# = ’L’ Invert data byte Transmitter Receiver |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |