数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H5GQ2H24AFR-R0C 数据表(PDF) 105 Page - Hynix Semiconductor

部件名 H5GQ2H24AFR-R0C
功能描述  2Gb (64Mx32) GDDR5 SGRAM
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 105 Page - Hynix Semiconductor

Back Button H5GQ2H24AFR-R0C Datasheet HTML 101Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 102Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 103Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 104Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 105Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 106Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 107Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 108Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 109Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 172 page
background image
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsability for use of circuits described. No patent licenses are implied.
Rev. 1.2 /Nov. 2011
105
H5GQ2H24AFR
EDC Pin Special Function Overview
The EDC pin is used for many different functions. The behavior of the EDC pin in various modes is sum‐
marized in Table 26.
Table 26  EDC Pin Behavior
Device Status
Condition
EDC0‐EDC3 Pin Status
Device Power‐up
RESET# = LOW
Hi‐Z
RESET# = HIGH; no WCK clocks
High
RESET# = HIGH; stable WCK clocks
EDC hold pattern (default = ’1111’)
WCK2CK Training
WCK is sampled High
EDC hold pattern (’1111’)
WCK is sampled Low
Inverted EDC hold pattern (’0000’)
Idle
EDC13inv MR4 A11=0
EDC hold pattern
EDC13inv MR4 A11=1
EDC0, EDC2: EDC hold pattern
EDC1, EDC3: inverted EDC hold pattern
WRITE Burst
WRCRC on
CRC data
WRCRC off
EDC hold pattern
READ or RDTR burst
RDCRC on
CRC data
RDCRC off
EDC hold pattern
LDFF
WRCRC + RDCRC both on or both off
EDC hold pattern
WRTR burst
EDC hold pattern
Power‐Down
WCK enabled (MR5 A1=0)
EDC hold pattern
WCK disabled using MR5 A1=1
High
Self Refresh
High
Read Burst in RDQS Mode
MR3 A5=1
Fixed ’1010’ strobe pattern with 4 U.I. 
preamble
READ burst in RDQS Mode with 
RDQS pseudo‐differential
MR3 A5=1; EDC13inv MR4 A11=1
EDC0, EDC2: Fixed ’1010’ strobe pattern 
with 4 U.I. preamble
EDC1, EDC3: Fixed ’0101’ strobe pattern 
with 4 U.I. preamble



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com