| 数据搜索系统,热门电子元器件搜索 |
|
H5GQ2H24AFR-R0C 数据表(PDF) 108 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C 数据表(HTML) 108 Page - Hynix Semiconductor |
|
108 / 172 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 108 H5GQ2H24AFR Figure 71. REFRESH command Figure 72. Refresh Timings CS# WE# CAS# RAS# CKE# A9‐A11 (A12) A0,A1,A6 A8 BA0‐BA3 A2‐A5 LOW Refresh CK CK# A7 CK# CK CMD tKO DQ NOP PRE ALL BA = bank address; RA = row address WRTR and RDTR commands are allowed during refresh unless disabled in the Mode Register REF ADDR T0 T1 Ta0 Ta1 Tb0 Tb1 Tb2 Tb3 Tb4 Tb5 Tc0 NOP WRTR NOP NOP NOP NOP NOP ACT WCK WCK# WL = 3 tRP tRFC tREFTR Donʹt Care BA RA WCK and CK are shown aligned (tWCK2CKPIN=0, tWCK2CK=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |