数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

DRA821U4...ALM 数据表(PDF) 182 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 182 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 178Page - Texas Instruments DRA821U4...ALM Datasheet HTML 179Page - Texas Instruments DRA821U4...ALM Datasheet HTML 180Page - Texas Instruments DRA821U4...ALM Datasheet HTML 181Page - Texas Instruments DRA821U4...ALM Datasheet HTML 182Page - Texas Instruments DRA821U4...ALM Datasheet HTML 183Page - Texas Instruments DRA821U4...ALM Datasheet HTML 184Page - Texas Instruments DRA821U4...ALM Datasheet HTML 185Page - Texas Instruments DRA821U4...ALM Datasheet HTML 186Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 182 / 252 page
background image
Table 7-40. HyperBus Timing Conditions (continued)
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
tSR
Input slew rate
2
5
V/ns
Output Conditions
CLOAD
Output load capacitance
1.5
10
pF
7.9.5.10.1 Timing Requirements for HyperBus Initialization
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
D1
tw(RESETn)
RESETn Pulse Width
200
ns
D2
tw(csL)
Chip Select Pulse Width
1000
ns
D3
td(RESETnH-csL)
Delay time, RESETn inactive to CSn active
200.34
ns
D4
td(csL-RWDSL)
Delay time, CSn active to RWDS falling
115
ns
7.9.5.10.2 HyperBus 166 MHz Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
D5
tskn(rwdsX-dV)
Input skew, RWDS transitioning to D0:D7 valid
-0.46
0.46
ns
D6
tc(clk/clkn)
CLK period, CLK/CLKn
6
ns
D7
tw(clk/clkn)
Pulse width, CLK/CLKn
2.7
ns
D8
tw(csIV)
Pulse width, CS0 invalid between operations
6
ns
D9
td(clkH-csL)
Delay time, CS0 active to CLK rising/ CLKn falling
-3.34
ns
D10
td(clkL[LE]-csH)
Delay time, last falling CLK/ rising CLKn edge to CS0 inactive
0.41
ns
D11
td(clkX-rwdsV)
Delay time, CLK transition to RWDS valid
1.01
2.08
ns
D12
td(clkX-d[0:7]V)
Delay time, CLK transitioning to D0:D7 valid
0.84
2.17
ns
7.9.5.10.3 HyperBus 100 MHz Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
LFD5
tskn(rwdsX-dV)
Input skew, RWDS transitioning to D0:D7 valid
-0.81
0.81
ns
LFD6
tc(clk)
CLK period, CLK
10
ns
LFD7
tw(clk)
Pulse width, CLK
4.75
ns
LFD8
tw(csIV)
Pulse width, CS0 invalid between operations
10
ns
LFD9
td(clkH-csL)
Delay time, CS0 active to CLK rising
-3.51
ns
LFD10
td(clkL[LE]-csH)
Delay time, last falling CLK edge to CS0 inactive
0.51
ns
LFD11
td(clkX-rwdsV)
Delay time, CLK transition to RWDS valid
1.51
3.49
ns
LFD12
td(clkX-d[0:7]V)
Delay time, CLK transitioning to D0:D7 valid
1.34
3.66
ns
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
www.ti.com
182
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com