数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 188 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 188 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 184Page - Texas Instruments DRA821U4...ALM Datasheet HTML 185Page - Texas Instruments DRA821U4...ALM Datasheet HTML 186Page - Texas Instruments DRA821U4...ALM Datasheet HTML 187Page - Texas Instruments DRA821U4...ALM Datasheet HTML 188Page - Texas Instruments DRA821U4...ALM Datasheet HTML 189Page - Texas Instruments DRA821U4...ALM Datasheet HTML 190Page - Texas Instruments DRA821U4...ALM Datasheet HTML 191Page - Texas Instruments DRA821U4...ALM Datasheet HTML 192Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 188 / 252 page
background image
NO.1
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
ASP6 th(ACLKRX-AFSRX) Hold time, AFSR/X input valid after ACLKR/X
ACLKR/X int
-1
ns
ACLKR/X ext in/out
1.6
ASP7 tsu(AXR-ACLKRX)
Setup time, AXR input valid before ACLKR/X
ACLKR/X int
12.3
ns
ACLKR/X ext in/out
4
ASP8 th(ACLKRX-AXR)
Hold time, AXR input valid after ACLKR/X
ACLKR/X int
-1
ns
ACLKR/X ext in/out
1.6
1. ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0
ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1
ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0
ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1
2. P = AHCLKR/X period in ns.
3. R = ACLKR/X period in ns.
ASP8
ASP7
ASP4
ASP4
ASP3
ASP2
ASP2
ASP1
A0
A1
B0
B1
A30 A31
B30 B31 C0
C1 C2 C3
C31
MCASP[x]_ACLKR/X (Falling Edge Polarity)
MCASP[x]_AHCLKR/X (Rising Edge Polarity)
MCASP[x]_AFSR/X (Bit Width, 0 Bit Delay)
MCASP[x]_AFSR/X (Bit Width, 1 Bit Delay)
MCASP[x]_AFSR/X (Bit Width, 2 Bit Delay)
MCASP[x]_AFSR/X (Slot Width, 0 Bit Delay)
MCASP[x]_AFSR/X (Slot Width, 1 Bit Delay)
MCASP[x]_AFSR/X (Slot Width, 2 Bit Delay)
MCASP[x]_AXR[x] (Data In/Receive)
ASP6
ASP5
MCASP[x]_ACLKR/X (CLKRP = CLKXP = 0)
(A)
MCASP[x]_ACLKR/X (CLKRP = CLKXP = 1)
(B)
A.
For CLKRP = CLKXP = 0, the MCASP transmitter is configured for rising edge (to shift data out) and the MCASP receiver is configured
for falling edge (to shift data in).
B.
For CLKRP = CLKXP = 1, the MCASP transmitter is configured for falling edge (to shift data out) and the MCASP receiver is configured
for rising edge (to shift data in).
Figure 7-77. MCASP Input Timing
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
www.ti.com
188
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com