数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 212 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 212 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 208Page - Texas Instruments DRA821U4...ALM Datasheet HTML 209Page - Texas Instruments DRA821U4...ALM Datasheet HTML 210Page - Texas Instruments DRA821U4...ALM Datasheet HTML 211Page - Texas Instruments DRA821U4...ALM Datasheet HTML 212Page - Texas Instruments DRA821U4...ALM Datasheet HTML 213Page - Texas Instruments DRA821U4...ALM Datasheet HTML 214Page - Texas Instruments DRA821U4...ALM Datasheet HTML 215Page - Texas Instruments DRA821U4...ALM Datasheet HTML 216Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 212 / 252 page
background image
NO.(1) PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O5
td(CLK-CSn)
Delay time, CLK rising edge to CSn inactive
edge
1.8V, OSPI0 DDR TX;
1.8V, OSPI1 DDR TX
-7+0.475 * P
+ 0.975 * N *
R (3) (4) (5)
0.525 * P +
1.025 * N * R
+ 1 (3) (4) (5)
ns
3.3V, OSPI0 DDR TX;
3.3V, OSPI1 DDR TX
-7+0.475 * P
+ 0.975 * N *
R (3) (4) (5)
0.525 * P +
1.025 * N * R
+ 1 (3) (4) (5)
ns
O6
td(CLK-D)
Delay time, CLK active edge to D[i:0] transition
1.8V, OSPI0 DDR TX;
1.8V, OSPI1 DDR TX
-7.7
-1.56
ns
3.3V, OSPI0 DDR TX;
3.3V, OSPI1 DDR TX
-7.7
-1.56
ns
(1)
i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1
(2)
P = CLK cycle time
(3)
P = SCLK period
(4)
M = OSPI_DEV_DELAY_REG[D_INIT_FLD], N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(5)
R = refclk
OSPI_CLK
OSPI_TIMING_01
OSPI_CSn
O6
O3
O2
O1
O5
OSPI_D[i:0]
O6
O4
Figure 7-104. OSPI Switching Characteristics – DDR
7.9.5.18.2.2 OSPI Switching Characteristics – SDR Mode
NO.(1) PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O7
tc(CLK)
Cycle time, CLK
1.8V
7
ns
3.3V
7.52
ns
O8
tw(CLKL)
Pulse duration, CLK low
-0.3+0.475*P
(2)
ns
O9
tw(CLKH)
Pulse duration, CLK high
-0.3+0.475*P
(2)
ns
O10 td(CLK-CSn)
Delay time, CSn[3:0] active edge to CLK rising
edge
1.8V
-1-0.475 * P –
0.975 * N * R
(3) (4) (5)
0.525 * P +
1.025 * M * R
+ 1 (3) (4) (5)
ns
3.3V
-1-0.475 * P –
0.975 * N * R
(3) (4) (5)
0.525 * P +
1.025 * M * R
+ 1 (3) (4) (5)
ns
O11 td(CLK-CSn)
Delay time, CLK rising edge to CSn inactive
edge
1.8V
-1+0.475 * P
+ 0.975 * N *
R (3) (4) (5)
0.525 * P +
1.025 * N * R
+ 1(3) (4) (5)
ns
3.3V
-1+0.475 * P
+ 0.975 * N *
R (3) (4) (5)
0.525 * P +
1.025 * N * R
+ 1 (3) (4) (5)
ns
O12 td(CLK-D)
Delay time, CLK active edge to D[i:0] transition
1.8V
-1.15
1.25
ns
3.3V
-1.33
1.51
ns
(1)
i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1
(2)
P = CLK cycle time
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
www.ti.com
212
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com