数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 214 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 214 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 210Page - Texas Instruments DRA821U4...ALM Datasheet HTML 211Page - Texas Instruments DRA821U4...ALM Datasheet HTML 212Page - Texas Instruments DRA821U4...ALM Datasheet HTML 213Page - Texas Instruments DRA821U4...ALM Datasheet HTML 214Page - Texas Instruments DRA821U4...ALM Datasheet HTML 215Page - Texas Instruments DRA821U4...ALM Datasheet HTML 216Page - Texas Instruments DRA821U4...ALM Datasheet HTML 217Page - Texas Instruments DRA821U4...ALM Datasheet HTML 218Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 214 / 252 page
background image
OSPI_CLK
O14
O13
OSPI_TIMING_03
OSPI_D[i:0]
O14
O13
Figure 7-106. OSPI Timing Requirements – DDR, No Loopback Clock and Internal Pad Loopback Clock
OSPI_DQS
O16
O15
OSPI_TIMING_04
OSPI_D[i:0]
O16
O15
Figure 7-107. OSPI Timing Requirements – DDR, External Loopback Clock and DQS
7.9.5.18.2.4 OSPI Timing Requirements – SDR Mode
NO.
(1)
PARAMETE
R
DESCRIPTION
MODE
MIN
MAX
UNIT
O19 tsu(D-CLK)
Setup time, D[i:0] valid before active CLK
edge
1.8V, No Loopback Clock
4.8
ns
3.3V, No Loopback Clock
5.39
ns
O20 th(CLK-D)
Hold time, D[i:0] valid after active CLK edge
1.8V, No Loopback Clock
-0.5
ns
3.3V, No Loopback Clock
-0.5
ns
O21 tsu(D-LBCLK)
Setup time, D[i:0] valid before active LBCLK
input (DQS) edge
1.8V, External Board Loopback Clock
0.6
ns
3.3V, External Board Loopback Clock
0.9
ns
O22 th(LBCLK-D)
Hold time, D[i:0] valid after active LBCLK
input (DQS) edge
1.8V, External Board Loopback Clock
1.7
ns
3.3V, External Board Loopback Clock
2
ns
(1)
i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1
OSPI_CLK
OSPI_D[i:0]
OSPI_TIMING_05
O 9
1
O20
Figure 7-108. OSPI Timing Requirements – SDR, No Loopback Clock and Internal Pad Loopback Clock
OSPI_DQS
OSPI_TIMING_06
O21
O 2
2
OSPI_D[i:0]
Figure 7-109. OSPI Timing Requirements – SDR, External Loopback Clock
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
www.ti.com
214
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com