数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 217 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 217 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 213Page - Texas Instruments DRA821U4...ALM Datasheet HTML 214Page - Texas Instruments DRA821U4...ALM Datasheet HTML 215Page - Texas Instruments DRA821U4...ALM Datasheet HTML 216Page - Texas Instruments DRA821U4...ALM Datasheet HTML 217Page - Texas Instruments DRA821U4...ALM Datasheet HTML 218Page - Texas Instruments DRA821U4...ALM Datasheet HTML 219Page - Texas Instruments DRA821U4...ALM Datasheet HTML 220Page - Texas Instruments DRA821U4...ALM Datasheet HTML 221Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 217 / 252 page
background image
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
3
tw(RTS)
Pulse width, transmit start bit, high or low
U - 2(1)
ns
(1)
U = UART baud time = 1/Programmed baud rate
UARTi_TXD
4
Start
Bit
Data Bits
3
UARTi_RXD
2
Data Bits
Bit
Start
1
V
IH
V
IL
UART_TIMING_01_RCVRVIHVIL
Figure 7-111. UART Timing
For more information, see Universal Asynchronous Receiver/Transmitter (UART) section in Peripherals chapter
in the device TRM.
7.9.5.22 USB
The USB 2.0 subsystem is compliant with the Universal Serial Bus (USB) Specification, revision 2.0. Refer to the
specification for timing details.
The USB 3.1 GEN1 Dual-Role Device Subsystem is compliant with the Universal Serial Bus (USB) 3.1
Specification, revision 1.0. Refer to the specification for timing details.
For more details about features and additional description information on the device Universal Serial Bus
Subsystem (USB), see the corresponding sections within Section 6.3, Signal Descriptions and Section 8,
Detailed Description.
For more information, see Universal Serial Bus (USB) Subsystem section in Peripherals chapter in the device
TRM.
7.9.6 Emulation and Debug
7.9.6.1 Debug Trace
Table 7-82 represents Debug Trace timing conditions.
Table 7-81. Debug Trace Timing Conditions
PARAMETER
MIN
MAX
UNIT
Output Conditions
CL
Output load capacitance
2
5
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Mismatch)
Propagation delay mismatch across all traces
200
ps
Table 7-82 and Figure 7-112 assume testing over the recommended operating conditions and electrical
characteristic conditions.
Table 7-82. Debug Trace Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
1.8 V Mode
DBTR1
tc(TRC_CLK)
Cycle time, TRC_CLK
6.50
ns
DBTR2
tw(TRC_CLKH)
Pulse width, TRC_CLK high
2.50
ns
www.ti.com
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
217
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com