STR720 datasheet(194/401 Pages) STMICROELECTRONICS

194 / 401 page

STR720 - BUFFERED SPI (BSPI)

194/401

17.4 Register description

BSPI Control/Status Register 1 (BSPCSR1)

Address Offset: 08h

Reset value: 0000h

Bits 15:12 = RFE[3:0]: Receive FIFO Enable.

The receive FIFO can be programmed to operate with a word depth up to 16. The receive

FIFO enable bits declare how many words deep the FIFO is for all transfers. The FIFO

defaults to one word deep, i.e. similar to a single data register. Table below shows how the

FIFO is controlled.

Bit 11:10 = WL[1:0]: Word Length.

These two bits configure the word length operation of the Receive FIFO and transmit data

registers as shown below:

765432

RFE[3:0]

WL[1:0]

CPHA

CPOL

BEIE

Reserved

REIE

RIE[1:0]

MSTR

BSPE

RFE[3:0]

Depth of FIFO

0000

1st word enabled

0001

1st & 2nd words enabled

0010

1-3 words enabled

0011

1-4 words enabled

0100

1-5 words enabled

0101

1-6 words enabled

0110

1-7 words enabled

0111

1-8 words enabled

1000

1-9 words enabled

1001

1-10 words enabled

1010

1-11 words enabled

1011

1-12 words enabled

1100

1-13 words enabled

1101

1-14 words enabled

1110

1-15 words enabled

1111

1-16 words enabled

WL[1:0]

Word Length

8-bit

16-bit

Reserved

STR720 数据表(PDF) 194 Page - STMicroelectronics

STR720 数据表(HTML) 194 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载