H5GQ2H24AFR-R0C datasheet(153/172 Pages) HYNIX

153 / 172 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.2 /Nov. 2011

153

H5GQ2H24AFR

The availability of clock‐to‐data (WCK2DQ) timing sensitivity information provides the controller the

opportunity to anticipate the impact to timings from variations in environmental conditions (such as

changes in voltage or temperature) allowing the controller to take corrective action if necessary (e.g.

realigning WCK and DQ).

Variations in relative timing between WCK and data are reported for READ and WRITE paths. This speci‐

fication calls out one zone each for VDDQ, VDD, and Tcase temperature over a specified range. Vendors

may choose to provide information for additional zones covering, in total, a wider range or a finer granu‐

larity or both.

However, within a given zone if an approximated value (i.e. the specified slope) deviates from the charac‐

terized slope to such a degree that the approximated WCK‐to‐DQ time delay would be in error by more

than 5% of one UI relative to the characterized delay then the splitting of this zone into more than one zone

is required.

All zones and their associated specified slopes must form a continuous piece‐wise‐linear curve such that,

after calibration during normal operation, traversing the approximated curve (i.e. the set of specified

slopes) does not lead to time delay errors in excess of the 5% of one UI.

Tables 45, 46, and 47 below describe the minimum set of defined zones.

6.3 CLOCK-TO-DATA TIMING SENSITIVITY

VDDQ High

VDDQ Low

Notes

Zone_VQ1

VDDQmax

VDDQmin

a. VDDQ(max) is the maximum specified operating voltage. VDDQ(min) is the minimum specified operating

voltage.

Table 45. VDDQ Voltage Zone

VDD High

VDD Low

Notes

Zone_VD1

VDDmax

VDDmin

a. VDD(max) is the maximum specified operating voltage. VDD(min) is the minimum specified operating

voltage.

Table 46. VDD Voltage Zone

Tcase High

Tcase Low

Notes

Zone_T1

Tcasemax

10°C

a. Tcase(max) is the maximum specified operating temperature.

Table 47. Tcase Temperature Zone

As noted, variations in relative timing are reported for READ and WRITE paths. Tables 48,49 and 50 below

provide information for READ timings while Tables 51,52 and 53 provide information for WRITE timings

H5GQ2H24AFR-R0C 数据表(PDF) 153 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 153 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

H5GQ2H24AFR-R0C 数据表(PDF) 153 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 153 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载