| 数据搜索系统,热门电子元器件搜索 |
|
H5GQ2H24AFR-R0C 数据表(PDF) 164 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C 数据表(HTML) 164 Page - Hynix Semiconductor |
|
164 / 172 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 164 H5GQ2H24AFR Figure 84. Enabling x16 mode RESET# RESET# RESET# RESET# RESET# RESET# RESET# RESET# RESET# VSSQ VSSQ VSSQ 1 = x32 0 = x16 0 = x16 EDC1 EDC EDC1 RX enable Termination Controller EDC data from other DRAM VDDQ VDDQ VDDQ RX RX Controller Controller enable Termination EDC2 EDC EDC data from other DRAM RX TX EN RX D EDC2 EDC1 EDC EDC1 TX EN RX D enable Termination x16 EDC Data EDC Data x32 EDC Data D TX EN x16 GDDR5 in x16 mode MF=1 GDDR5 in x16 mode MF=0 GDDR5 in x32 mode MF=0 or 1 Figure 87. Example GDDR5 PCB Layout Topologies |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |