H5GQ2H24AFR-R0C datasheet(168/172 Pages) HYNIX

168 / 172 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.2 /Nov. 2011

168

H5GQ2H24AFR

8. BOUNDARY SCAN

The GDDR5 SGRAM incorporates a modified boundary scan test mode. This mode does not operate in

accordance with IEEE Standard 1149.1‐1990. To save the current GDDR5 SGRAM’s ball‐out, this mode will

scan the parallel data input and output the scanned data on EDC0 located at C‐2 controlled by an add‐on

pin, SEN which is located at J‐10 of the 170 ball package.

Scan mode is entered directly after power‐up while the device is in reset state. This ensures that no

unwanted access commands are being executed prior to scan mode.

Boundary scan does not distinguish between x16 and x32 modes, and data is captured on all pins. The user

has to make sure to mask those bits in the test program which are not wired in the system.

For normal device operation, i.e. after scan mode operation, it is required that device re‐initialization

occurs through device power‐down and then power‐up.

It is possible to operate the GDDR5 SGRAM without using the boundary scan feature. SEN should be tied

Low to prevent the device from entering the boundary scan mode. The other pins which are used for scan

mode (RESET#, MF, EDC0 and CS#) will be operating as normal when SEN is deasserted.

Note: When the device is in scan mode, mirror function is disabled (MF=0) and none of the pins are remapped.

Table 58. Boundary Scan Exit Order

BIT#

BALL

BIT#

BALL

BIT#

BALL

BIT#

BALL

BIT#

BALL

1D‐513

J‐325

T‐237

M‐11

E‐13

2D‐414

K‐426

T‐438

M‐13

E‐11

3D‐215

K‐527

U‐239

L‐12

D‐13

4E‐416

L‐328

U‐440

K‐10

C‐13

5E‐217

M‐229

U‐11

K‐11

B‐13

6F‐418

M‐430

U‐13

J‐13

B‐11

7F‐219

N‐231

T‐11

J‐12

A‐13

8G‐320

N‐432

T‐13

J‐11

A‐11

9H‐521

P‐233

R‐13

H‐11

A‐4

H‐422

P‐434

P‐13

H‐10

A‐2

J‐523

P‐535

N‐11

F‐13

B‐4

J‐424

R‐236

N‐13

F‐11

B‐2

H5GQ2H24AFR-R0C 数据表(PDF) 168 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 168 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

H5GQ2H24AFR-R0C 数据表(PDF) 168 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C 数据表(HTML) 168 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载