| 数据搜索系统,热门电子元器件搜索 |
|
H5GQ2H24AFR-R0C 数据表(PDF) 121 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C 数据表(HTML) 121 Page - Hynix Semiconductor |
|
121 / 172 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 121 H5GQ2H24AFR Figure 77. DVS Sequence CK# CK CMD SRE NOP T0 T1 T2 Ta0 Tb2 Tb0 Tb1 Td0 SRX PREA Valid NOP tCPDED CKE# NOP tCKSRE tCKSRX tRP Tc0 Enter Self‐Refresh Mode Exit Self‐ Refresh Mode tXSNRW tXSRW tRDSRE or tWRSRE Self refresh exit requires WCK2CK training prior to any WRITE or READ operation At least one REFRESH command shall be issued after tXSNRW for output driver and termination impedance updates NOP Donʹt Care Voltage ramp tVS VDD, VDDQ Voriginal Vnew VSS, VSSQ Voriginal > Vnew shown as an example of a voltage change Note) PREA (Precharge All) command shall be issued after SRX (Self Refresh). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |