CS5530 datasheet(28/241 Pages) NSC

28 / 241 page

www.national.com

Revision 4.1

Signal Definitions (Continued)

SMEMW#/

FP_HSYNC_OUT

Limited ISA Mode: Flat Panel Horizontal Sync Output

Refer to Section 2.2.11 “Display Interface” on page 34 for this signal’s def-

inition.

Note that if Limited ISA Mode of operation is selected, SMEMW# is avail-

able on pin AF3 (multiplexed with RTCCS#).

ISA Master Mode: System Memory Write

SMEMW# is asserted for any memory write accesses below 1 MB. It

enables 8-bit memory slaves to decode the memory address on SA[19:0].

SMEMR#/

FP_VSYNC_OUT

Limited ISA Mode: Flat Panel Vertical Sync Output

Refer to Section 2.2.11 “Display Interface” on page 34 for this signal’s def-

inition.

Note that if Limited ISA Mode of operation is selected, SMEMR# is avail-

able on pin AD4 (multiplexed with RTCALE).

ISA Master Mode: System Memory Read

SMEMR# is asserted for memory read accesses below 1 MB. It enables

8-bit memory slaves to decode the memory address on SA[19:0].

SMEMW#/

RTCCS#

AF3

System Memory Write / Real-Time Clock Chip Select

If Limited ISA Mode of operation has been selected, then SMEMW# can

be output on this pin. SMEMW# is asserted for any memory write

accesses below 1 MB. It enables 8-bit memory slaves to decode the

memory address on SA[19:0].

RTCCS# is a chip select to an external real-time clock chip. This signal is

activated on reads or writes to I/O Port 071h

Function selection is made through F0 Index 53h[2]: 0 = SMEMW#,

1= RTCCS#.

SMEMR#/

RTCALE

AD4

System Memory Read / Real-Time Clock Address Latch Enable

If Limited ISA Mode of operation has been selected, then SMEMR# can

be output on this pin. SMEMR# is asserted for memory read accesses

below 1 MB. It enables 8-bit memory slaves to decode the memory

address on SA[19:0].

RTCALE is a signal telling an external real-time clock chip to latch the

address, which is on the SD bus.

Function selection is made through F0 Index 53h[2]: 0 = SMEMR#,

1= RTCALE.

SBHE#

AE17

I/O

5VT

System Bus High Enable

The CS5530 or ISA master asserts SBHE# to indicate that SD[15:8] will

be used to transfer a byte at an odd address.

SBHE# is an output during non-ISA master DMA operations. It is driven

as the inversion of AD0 during 8-bit DMA cycles. It is forced low for all 16-

bit DMA cycles.

SBHE# is an input during ISA master operations.

This pin is internally connected to a 20-kohm pull-up resistor.

BALE

AF9

Buffered Address Latch Enable

BALE indicates when SA[23:0] and SBHE# are valid and may be latched.

For DMA transfers, BALE remains asserted until the transfer is complete.

2.2.5

ISA Bus Interface (Continued)

Signal Name

No.

Type

Description

CS5530 数据表(PDF) 28 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 28 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载