CS5530 datasheet(74/241 Pages) NSC

74 / 241 page

www.national.com

Revision 4.1

Functional Description (Continued)

F0 Index 92h

GPIO Control Register 1 (R/W)

Reset Value = 00h

GPIO7 Edge Sense for Reload of General Purpose Timer 2: Selects which edge transition of GPIO7 causes

GP Timer 2 to reload: 0 = Rising; 1 = Falling, (Note 2)

GPIO6 Enabled as Lid Switch: Allows GPIO6 to act as the lid switch input: 0 = GPIO6; 1 = Lid switch.

When enabled, every transition of the GPIO6 pin causes the lid switch status to toggle and generate an SMI.

The top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].

Second level SMI status is reported at F0 Index 87h/F7h[3].

If GPIO6 is enabled as the lid switch, F0 Index 87h/F7h[4] reports the current status of the lid’s position.

GPIO2 Edge Sense for SMI: Selects which edge transition of the GPIO2 pin generates an SMI:

0 = Rising; 1 = Falling.

Bit 2 must be set to enable this bit.

GPIO1 Edge Sense for SMI: Selects which edge transition of the GPIO1 pin generates an SMI:

0 = Rising; 1 = Falling.

Bit 1 must be set to enable this bit.

GPIO0 Edge Sense for SMI: Selects which edge transition of the GPIO0 pin generates an SMI:

0 = Rising; 1 = Falling.

Bit 0 must be set to enable this bit.

Enable GPIO2 as an External SMI Source: Allow GPIO2 to be an external SMI source and generate an SMI on either a

rising or falling edge transition (depends upon setting of bit 5): 0 = Disable; 1 = Enable (Note 3).

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].

Second level SMI status reporting is at F0 Index 87h/F7h[7].

Enable GPIO1 as an External SMI Source: Allow GPIO1 to be an external SMI source and generate an SMI on either a

rising- or falling-edge transition (depends upon setting of bit 4): 0 = Disable; 1 = Enable (Note 3).

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].

Second level SMI status reporting is at F0 Index 87h/F7h[6].

Enable GPIO0 as an External SMI Source: Allow GPIO0 to be an external SMI source and generate an SMI on either a

rising or falling edge transition (depends upon setting of bit 3): 0 = Disable; 1 = Enable (Note 3)

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].

Second level SMI status reporting is at F0 Index 87h/F7h[5].

Notes: 1) For any of the above bits to function properly, the respective GPIO pin must be configured as an input (F0 Index 90h).

2) GPIO7 can generate an SMI (F0 Index 97h[3]) or re-trigger General Purpose Timer 2 (F0 Index 8Bh[2]) or both.

3) If GPIO[2:0] are enabled as external SMI sources, they are the only GPIOs that can be used as SMI sources to wake-up the

system from Suspend when the clocks are stopped.

Table 3-31. GPIO Pin Configuration/Control Registers (Continued)

Bit

Description

CS5530 数据表(PDF) 74 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 74 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

CS5530 数据表(PDF) 74 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 74 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载