CS5530 datasheet(87/241 Pages) NSC

87 / 241 page

Revision 4.1

www.national.com

Functional Description (Continued)

3.5.2.2

Limited ISA and ISA Master Modes

The CS5530 supports two modes on the ISA interface.

The default mode of the ISA bus is a fully functional ISA

mode, but it does not support ISA masters, as shown in

Figure 3-10 “Limited ISA Mode”. When in this mode, the

address and data buses are multiplexed together, requir-

inganexternallatch to latchthe lower16bitsofaddress

of the ISA cycle. The signal SA_LATCH is generated

when the data on the SA/SD bus is a valid address. Addi-

tionally, the upper four address bits, SA[23:20], are multi-

plexed on GPIO[7:4].

The second mode of the ISA interface supports ISA bus

masters, as shown in Figure 3-11. When the CS5530 is

placed in the ISA Master mode, a large number of pins

are redefined as shown in Table 3-36.

In this mode of operation, the CS5530 cannot support

TFT flat panels or TV controllers, since most of the signals

used to support these functions have been redefined. This

mode is required if ISA slots or ISA masters are used. ISA

master cycles are only passed to the PCI bus if they

access memory. I/O accesses are left to complete on the

ISA bus. SA[15:0] and MASTER# are not 5.0V tolerant;

therefore, the SA lines require a buffer and MASTER#

should be pulled up to 3.3V (not 5.0V).

The mode of operation is selected by the strapping of pin

P26 (INTR):

• ISA LimitedMode— Strappin P26(INTR) low through

a 10-kohm resistor.

• ISA Master Mode — Strap pin P26 (INTR) high through

a 10-kohm resistor.

Bit 7 of F0 Index 44h[7] (bit details on page 152) reports

thestrap valueofthe INTR pin(pinP26) during POR: 0=

ISA Limited; 1 = ISA Master.

This bit can be written after POR# deassertion to change

the ISA mode selected. Writing to this bit is not recom-

mended due to the actual strapping done on the board.

ISA memory and ISA refresh cycles are not supported by

the CS5530. Although, the refresh toggle bit in I/O Port

061h still exists for software compatibility reasons.

Note:

If Limited ISA Mode of operation has been

selected, SMEMW# and SMEMR# can be output

on these pins by programming F0 Index 53[2] = 0

(bit details on page 154).

Table 3-36. Signal Assignments

Pin No.

Limited ISA Mode

ISA Master

Mode

AD15

SA_LATCH

SA_DIR

AE25, AD24,

AE22, AE21,

AF21, AC20,

AD19, AF19,

AF4, AF5,

AD5, AF6,

AC6, AD9,

AE6, AE9

SA[15:0]/SD[15:0]

SD[15:0]

H2, K1, K2,

L1, D1, E2,

F1, G1, G3,

G4, G2, H1,

J1,J3, J2,K3

FP_DATA[15:0]

SA[15:0]

FP_DATA[16]

SA_OE#

FP_DATA[17]

MASTER#

FP_HSYNC_OUT

SMEMW#

FP_VSYNC_OUT

SMEMR#

AF3 (Note)

SMEMW#

RTCCS#

AD4 (Note)SMEMR#

RTCALE

AF23, AE23,

AC21, AD22

GPIO[7:4]

SA[23:20]

CS5530 数据表(PDF) 87 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 87 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载