CS5530 datasheet(50/241 Pages) NSC

50 / 241 page

www.national.com

Revision 4.1

Functional Description (Continued)

3.3.3

DOT Clock

The DOT clock (DCLK) is generated from the 14.31818

MHz input (CLK_14MHZ). A combination of a phase

locked loop (PLL), linear feedback shift register (LFSR)

and divisors are used to generate the desired frequencies

for the DOT clock. The divisors and LFSR are config-

urable through the F4BAR+Memory Offset 24h. The mini-

mum frequency of DCLK is 10 MHz and the maximum is

200 MHz.

DCLK provides a video clock for the GXLV processor. For

applications that do not use the GXLV processor’s video,

this is an available clock for general purpose use.

The system clock distribution for a CS5530/GXLV proces-

sor based system is shown in Figure 3-6.

Figure 3-6. System Clock Distribution

DCLKto GXLVProcessor

DCLK

PLL

÷N

TVCLK from TV Controller

Clock

Geode™ CS5530

48 MHz Clock to USB of CS5530

PCICLK to GXLV Processor

PCICLK

PCICLK to PCI Related Device

PCICLK to PCI Bus

Geode™

SDRAMCLK to SDRAM

14 MHz Clock to Super I/O

14.318 MHz

Crystal

32 KHz for Reset and

Power Management

14 MHz Clock to TV Controller

ISACLK to ISA Bus

SUSP_3V

OE#

from CS5530

24.576 MHz Clock to AC97 Codec

GXLV

Generator

14 MHz Clock

I/O Companion

Processor

CS5530 数据表(PDF) 50 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 50 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载