CS5530 datasheet(23/241 Pages) NSC

23 / 241 page

Revision 4.1

www.national.com

Signal Definitions (Continued)

2.2.3

CPU Interface

Signal Name

No.

Type

Description

INTR

P26

Strap

Option

CPU Interrupt Request

INTR is the level output from the integrated 8259 PICs and is asserted if

an unmasked interrupt request (IRQn) is sampled active.

StrapOptionSelect Pin

Pin P26 is a strap option select pin. It is used to select whether the

CS5530 operates in Limited ISA or ISA Master mode.

ISA Limited Mode—Strap pin P26 low through a 10-kohm resistor.

ISA Master Mode—Strap pin P26 high through a 10-kohm resistor.

SMI#

P25

I/O

System Management Interrupt

SMI# is a level-sensitive interrupt to the CPU that can be configured to

assert on a number of different system events. After an SMI# assertion,

System Management Mode (SMM) is entered, and program execution

begins at the base of SMM address space.

Once asserted, SMI# remains active until all SMI sources are cleared.

IRQ13

R23

5VT

IRQ13

IRQ13 is an input from the processor indicating that a floating point error

was detected and that INTR should be asserted.

PSERIAL

L26

Power Management Serial Interface

PSERIAL is the unidirectional serial data link between the GXLV proces-

sor and the CS5530. An 8-bit serial data packet carries status on power

management events within the CPU. Data is clocked synchronous to the

PCICLK input clock.

SUSP#

K26

CPU Suspend

SUSP# asserted requests that the processor enter Suspend mode and

assert SUSPA# after completion. The SUSP# pin is deasserted after

detecting any Speedup or Resume event. If the SUSP#/SUSPA# hand-

shake is configured as a system 3 Volt Suspend, the deassertion of

SUSP# is delayed to allow the system clock chip and the processor to sta-

bilize.

The SUSP#/SUSPA# handshake occurs as a result of a write to the Sus-

pend Notebook Command Register (F0 Index AFh), or an expiration of the

Suspend Modulation OFF Count Register (F0 Index 94h) when Suspend

Modulation is enabled. Suspend Modulation is enabled via F0 Index

96h[0].

SUSPA#

L25

CPU Suspend Acknowledge

SUSPA# is a level input from the processor. When asserted it indicates

the CPU is in Suspend mode as a result of SUSP# assertion or execution

of a HALT instruction.

CS5530 数据表(PDF) 23 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 23 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载