CS5530 datasheet(41/241 Pages) NSC

41 / 241 page

Revision 4.1

www.national.com

Functional Description (Continued)

3.1

PROCESSOR INTERFACE

The CS5530 interface to the GXLV processor consists of

seven miscellaneous connections, the PCI bus interface

signals, plus the display controller connections. Figure 3-1

shows the interface requirements. Note that the PC/AT

legacy pins NMI, WM_RST, and A20M are all virtual func-

tions executed in SMM (System Management Mode) by

the BIOS.

• PSERIAL is a one-way serial bus from the processor to

the CS5530 used to communicate power-management

states and VSYNC information for VGA emulation.

• IRQ13 is an input from the processor indicating that a

floating point error was detected and that INTR should

be asserted.

• INTR is the level output from the integrated 8259 PICs

and is asserted if an unmasked interrupt request

(IRQn) is sampled active.

• SMI# is a level-sensitive interrupt to the processor that

can be configured to assert on a number of different

system events. After an SMI# assertion, SMM is

entered and program execution begins at the base of

the SMM address space. Once asserted, SMI#

remains active until the SMI source is cleared.

• SUSP# and SUSPA# are handshake pins for imple-

menting CPU Clock Stop and clock throttling.

• CPU_RST resets the CPU and is asserted for approxi-

mately 9 ms after the negation of POR#.

• PCI bus interface signals.

• Display subsystem interface connections.

Figure 3-1. Processor Signal Connections

SERIALP

IRQ13

SMI#

INTR

SUSP#

SUSPA#

AD[31:0]

C/BE[3:0]#

PAR

FRAME#

IRDY#

TRDY#

STOP#

LOCK#

DEVSEL#

PERR#

SERR#

REQ0#

PSERIAL

IRQ13

SMI#

CPU_RST

INTR

SUSP#

SUSPA#

AD[31:0]

C/BE[3:0]#

PAR

FRAME#

IRDY#

TRDY#

STOP#

LOCK#

DEVSEL#

PERR#

SERR#

REQ#

GNT#

GNT0#

Geode™ GXLV

Geode™ CS5530

RESET

PCLK

CRT_HSYNC

CRT_VSYNC

PIXEL[17:0]

FP_HSYNC

FP_VSYNC

ENA_DISP

VID_VAL

VID_CLK

VID_DATA[7:0]

VID_RDY

PCLK

HSYNC

VSYNC

PIXEL[23:0]

FP_HSYNC

FP_VSYNC

ENA_DISP

VID_VAL

VID_CLK

VID_DATA[7:0]

VID_RDY

DCLK

I/O Companion

Processor

Note: Refer to Figure 3-3 for correct interconnection

of PIXEL lines with the processor.

Note

CS5530 数据表(PDF) 41 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 41 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载