数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5530 数据表(PDF) 95 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 CS5530
功能描述  Geode??CS5530 I/O Companion Multi-Function South Bridge
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

CS5530 数据表(HTML) 95 Page - National Semiconductor (TI)

Back Button CS5530 Datasheet HTML 91Page - National Semiconductor (TI) CS5530 Datasheet HTML 92Page - National Semiconductor (TI) CS5530 Datasheet HTML 93Page - National Semiconductor (TI) CS5530 Datasheet HTML 94Page - National Semiconductor (TI) CS5530 Datasheet HTML 95Page - National Semiconductor (TI) CS5530 Datasheet HTML 96Page - National Semiconductor (TI) CS5530 Datasheet HTML 97Page - National Semiconductor (TI) CS5530 Datasheet HTML 98Page - National Semiconductor (TI) CS5530 Datasheet HTML 99Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 241 page
background image
Revision 4.1
95
www.national.com
Functional Description (Continued)
PIT Registers
The PIT registers are summarized and bit formats are in
Table 4-27 "Programmable Interval Timer Registers" on
page 212.
PIT Shadow Register
The PIT registers are shadowed to allow for Zero Volt
Suspend to save/restore the PIT state by reading the PITs
counter and write-only registers. The read sequence for
the shadow register is listed in F0 Index BAh, Table 3-41.
3.5.4.3
Programmable Interrupt Controller
The CS5530 includes an AT-compatible Programmable
Interrupt Controller (PIC) configuration with two 8259-
equivalent interrupt controllers in a master/slave configu-
ration (Figure 3-15).
Figure 3-15. PIC Interrupt Controllers
IR0
IR1
IR2
IR3
IR4
IR5
IR6
IR7
IRQ0
IRQ1
IRQ2
IRQ3
IRQ4
IRQ5
IRQ6
IRQ7
INTR
Processor
8254 Timer 0
RTC_IRQ#
INTR
IR0
IR1
IR2
IR3
IR4
IR5
IR6
IR7
IRQ8
IRQ9
IRQ10
IRQ11
IRQ12
IRQ13
IRQ14
IRQ15
Table 3-41. PIT Shadow Register
Bit
Description
F0 Index BAh
PIT Shadow Register (RO)
Reset Value = xxh
7:0
PIT Shadow (Read Only): This 8-bit port sequences through the following list of shadowed Programmable Interval Timer
registers. At power on, a pointer starts at the first register in the list and consecutively reads to increment through it. A
write to this register resets the read sequence to the first register. Each shadow register in the sequence contains the last
data written to that location.
The read sequence for this register is:
1. Counter 0 LSB (least significant byte)
2. Counter 0 MSB
3. Counter 1 LSB
4. Counter 1 MSB
5. Counter 2 LSB
6. Counter 2 MSB
7. Counter 0 Command Word
8. Counter 1 Command Word
9. Counter 2 Command Word
Note: The LSB/MSB of the count is the Counter base value, not the current value.
Bits [7:6] of the command words are not used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com